{ "pips": { "PCIE_BOT.PCIE_CFGAERECRCCHECKEN->PCIE_LOGIC_OUTS_B17_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGAERECRCCHECKEN" }, "PCIE_BOT.PCIE_CFGAERECRCGENEN->PCIE_LOGIC_OUTS_B18_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGAERECRCGENEN" }, "PCIE_BOT.PCIE_CFGAERROOTERRCORRERRREPORTINGEN->PCIE_LOGIC_OUTS_B19_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGAERROOTERRCORRERRREPORTINGEN" }, "PCIE_BOT.PCIE_CFGBRIDGESERREN->PCIE_LOGIC_OUTS_B17_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGBRIDGESERREN" }, "PCIE_BOT.PCIE_CFGCOMMANDSERREN->PCIE_LOGIC_OUTS_B16_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGCOMMANDSERREN" }, "PCIE_BOT.PCIE_CFGDEVCONTROL2TLPPREFIXBLOCK->PCIE_LOGIC_OUTS_B21_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROL2TLPPREFIXBLOCK" }, "PCIE_BOT.PCIE_CFGDEVCONTROLAUXPOWEREN->PCIE_LOGIC_OUTS_B19_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLAUXPOWEREN" }, "PCIE_BOT.PCIE_CFGDEVCONTROLCORRERRREPORTINGEN->PCIE_LOGIC_OUTS_B20_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLCORRERRREPORTINGEN" }, "PCIE_BOT.PCIE_CFGDEVCONTROLENABLERO->PCIE_LOGIC_OUTS_B18_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLENABLERO" }, "PCIE_BOT.PCIE_CFGDEVCONTROLEXTTAGEN->PCIE_LOGIC_OUTS_B17_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLEXTTAGEN" }, "PCIE_BOT.PCIE_CFGDEVCONTROLFATALERRREPORTINGEN->PCIE_LOGIC_OUTS_B20_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLFATALERRREPORTINGEN" }, "PCIE_BOT.PCIE_CFGDEVCONTROLMAXPAYLOAD0->PCIE_LOGIC_OUTS_B19_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLMAXPAYLOAD0" }, "PCIE_BOT.PCIE_CFGDEVCONTROLMAXPAYLOAD1->PCIE_LOGIC_OUTS_B20_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLMAXPAYLOAD1" }, "PCIE_BOT.PCIE_CFGDEVCONTROLMAXPAYLOAD2->PCIE_LOGIC_OUTS_B21_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLMAXPAYLOAD2" }, "PCIE_BOT.PCIE_CFGDEVCONTROLMAXREADREQ0->PCIE_LOGIC_OUTS_B16_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLMAXREADREQ0" }, "PCIE_BOT.PCIE_CFGDEVCONTROLMAXREADREQ1->PCIE_LOGIC_OUTS_B17_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLMAXREADREQ1" }, "PCIE_BOT.PCIE_CFGDEVCONTROLMAXREADREQ2->PCIE_LOGIC_OUTS_B18_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLMAXREADREQ2" }, "PCIE_BOT.PCIE_CFGDEVCONTROLNONFATALREPORTINGEN->PCIE_LOGIC_OUTS_B21_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLNONFATALREPORTINGEN" }, "PCIE_BOT.PCIE_CFGDEVCONTROLNOSNOOPEN->PCIE_LOGIC_OUTS_B20_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLNOSNOOPEN" }, "PCIE_BOT.PCIE_CFGDEVCONTROLPHANTOMEN->PCIE_LOGIC_OUTS_B18_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLPHANTOMEN" }, "PCIE_BOT.PCIE_CFGDEVCONTROLURERRREPORTINGEN->PCIE_LOGIC_OUTS_B21_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVCONTROLURERRREPORTINGEN" }, "PCIE_BOT.PCIE_CFGDEVSTATUSCORRERRDETECTED->PCIE_LOGIC_OUTS_B16_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVSTATUSCORRERRDETECTED" }, "PCIE_BOT.PCIE_CFGDEVSTATUSFATALERRDETECTED->PCIE_LOGIC_OUTS_B16_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVSTATUSFATALERRDETECTED" }, "PCIE_BOT.PCIE_CFGDEVSTATUSNONFATALERRDETECTED->PCIE_LOGIC_OUTS_B17_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVSTATUSNONFATALERRDETECTED" }, "PCIE_BOT.PCIE_CFGDEVSTATUSURDETECTED->PCIE_LOGIC_OUTS_B17_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGDEVSTATUSURDETECTED" }, "PCIE_BOT.PCIE_CFGERRAERHEADERLOGSETN->PCIE_LOGIC_OUTS_B17_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGERRAERHEADERLOGSETN" }, "PCIE_BOT.PCIE_CFGERRCPLRDYN->PCIE_LOGIC_OUTS_B14_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGERRCPLRDYN" }, "PCIE_BOT.PCIE_CFGINTERRUPTDO0->PCIE_LOGIC_OUTS_B17_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTDO0" }, "PCIE_BOT.PCIE_CFGINTERRUPTDO1->PCIE_LOGIC_OUTS_B12_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTDO1" }, "PCIE_BOT.PCIE_CFGINTERRUPTDO2->PCIE_LOGIC_OUTS_B13_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTDO2" }, "PCIE_BOT.PCIE_CFGINTERRUPTDO3->PCIE_LOGIC_OUTS_B14_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTDO3" }, "PCIE_BOT.PCIE_CFGINTERRUPTDO4->PCIE_LOGIC_OUTS_B15_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTDO4" }, "PCIE_BOT.PCIE_CFGINTERRUPTDO5->PCIE_LOGIC_OUTS_B12_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTDO5" }, "PCIE_BOT.PCIE_CFGINTERRUPTDO6->PCIE_LOGIC_OUTS_B13_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTDO6" }, "PCIE_BOT.PCIE_CFGINTERRUPTDO7->PCIE_LOGIC_OUTS_B14_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTDO7" }, "PCIE_BOT.PCIE_CFGINTERRUPTMMENABLE0->PCIE_LOGIC_OUTS_B16_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTMMENABLE0" }, "PCIE_BOT.PCIE_CFGINTERRUPTMMENABLE1->PCIE_LOGIC_OUTS_B17_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTMMENABLE1" }, "PCIE_BOT.PCIE_CFGINTERRUPTMMENABLE2->PCIE_LOGIC_OUTS_B16_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTMMENABLE2" }, "PCIE_BOT.PCIE_CFGINTERRUPTMSIENABLE->PCIE_LOGIC_OUTS_B17_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTMSIENABLE" }, "PCIE_BOT.PCIE_CFGINTERRUPTMSIXENABLE->PCIE_LOGIC_OUTS_B17_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTMSIXENABLE" }, "PCIE_BOT.PCIE_CFGINTERRUPTMSIXFM->PCIE_LOGIC_OUTS_B16_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTMSIXFM" }, "PCIE_BOT.PCIE_CFGINTERRUPTRDYN->PCIE_LOGIC_OUTS_B15_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGINTERRUPTRDYN" }, "PCIE_BOT.PCIE_CFGLINKCONTROLASPMCONTROL0->PCIE_LOGIC_OUTS_B15_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGLINKCONTROLASPMCONTROL0" }, "PCIE_BOT.PCIE_CFGLINKSTATUSAUTOBANDWIDTHSTATUS->PCIE_LOGIC_OUTS_B14_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGLINKSTATUSAUTOBANDWIDTHSTATUS" }, "PCIE_BOT.PCIE_CFGLINKSTATUSBANDWIDTHSTATUS->PCIE_LOGIC_OUTS_B13_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGLINKSTATUSBANDWIDTHSTATUS" }, "PCIE_BOT.PCIE_CFGLINKSTATUSCURRENTSPEED0->PCIE_LOGIC_OUTS_B19_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGLINKSTATUSCURRENTSPEED0" }, "PCIE_BOT.PCIE_CFGLINKSTATUSCURRENTSPEED1->PCIE_LOGIC_OUTS_B20_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGLINKSTATUSCURRENTSPEED1" }, "PCIE_BOT.PCIE_CFGLINKSTATUSDLLACTIVE->PCIE_LOGIC_OUTS_B12_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGLINKSTATUSDLLACTIVE" }, "PCIE_BOT.PCIE_CFGLINKSTATUSLINKTRAINING->PCIE_LOGIC_OUTS_B21_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGLINKSTATUSLINKTRAINING" }, "PCIE_BOT.PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH0->PCIE_LOGIC_OUTS_B21_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH0" }, "PCIE_BOT.PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH1->PCIE_LOGIC_OUTS_B18_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH1" }, "PCIE_BOT.PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH2->PCIE_LOGIC_OUTS_B19_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH2" }, "PCIE_BOT.PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH3->PCIE_LOGIC_OUTS_B20_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH3" }, "PCIE_BOT.PCIE_CFGMGMTDO0->PCIE_LOGIC_OUTS_B11_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO0" }, "PCIE_BOT.PCIE_CFGMGMTDO1->PCIE_LOGIC_OUTS_B12_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO1" }, "PCIE_BOT.PCIE_CFGMGMTDO2->PCIE_LOGIC_OUTS_B13_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO2" }, "PCIE_BOT.PCIE_CFGMGMTDO3->PCIE_LOGIC_OUTS_B13_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO3" }, "PCIE_BOT.PCIE_CFGMGMTDO4->PCIE_LOGIC_OUTS_B14_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO4" }, "PCIE_BOT.PCIE_CFGMGMTDO5->PCIE_LOGIC_OUTS_B15_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO5" }, "PCIE_BOT.PCIE_CFGMGMTDO6->PCIE_LOGIC_OUTS_B8_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO6" }, "PCIE_BOT.PCIE_CFGMGMTDO7->PCIE_LOGIC_OUTS_B10_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO7" }, "PCIE_BOT.PCIE_CFGMGMTDO8->PCIE_LOGIC_OUTS_B12_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO8" }, "PCIE_BOT.PCIE_CFGMGMTDO9->PCIE_LOGIC_OUTS_B14_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO9" }, "PCIE_BOT.PCIE_CFGMGMTDO10->PCIE_LOGIC_OUTS_B15_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO10" }, "PCIE_BOT.PCIE_CFGMGMTDO11->PCIE_LOGIC_OUTS_B17_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO11" }, "PCIE_BOT.PCIE_CFGMGMTDO12->PCIE_LOGIC_OUTS_B12_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO12" }, "PCIE_BOT.PCIE_CFGMGMTDO13->PCIE_LOGIC_OUTS_B14_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO13" }, "PCIE_BOT.PCIE_CFGMGMTDO14->PCIE_LOGIC_OUTS_B16_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO14" }, "PCIE_BOT.PCIE_CFGMGMTDO15->PCIE_LOGIC_OUTS_B17_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO15" }, "PCIE_BOT.PCIE_CFGMGMTDO31->PCIE_LOGIC_OUTS_B18_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTDO31" }, "PCIE_BOT.PCIE_CFGMGMTRDWRDONEN->PCIE_LOGIC_OUTS_B16_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMGMTRDWRDONEN" }, "PCIE_BOT.PCIE_CFGMSGDATA0->PCIE_LOGIC_OUTS_B12_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA0" }, "PCIE_BOT.PCIE_CFGMSGDATA1->PCIE_LOGIC_OUTS_B13_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA1" }, "PCIE_BOT.PCIE_CFGMSGDATA2->PCIE_LOGIC_OUTS_B14_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA2" }, "PCIE_BOT.PCIE_CFGMSGDATA3->PCIE_LOGIC_OUTS_B15_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA3" }, "PCIE_BOT.PCIE_CFGMSGDATA4->PCIE_LOGIC_OUTS_B17_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA4" }, "PCIE_BOT.PCIE_CFGMSGDATA5->PCIE_LOGIC_OUTS_B18_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA5" }, "PCIE_BOT.PCIE_CFGMSGDATA6->PCIE_LOGIC_OUTS_B16_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA6" }, "PCIE_BOT.PCIE_CFGMSGDATA7->PCIE_LOGIC_OUTS_B17_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA7" }, "PCIE_BOT.PCIE_CFGMSGDATA8->PCIE_LOGIC_OUTS_B18_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA8" }, "PCIE_BOT.PCIE_CFGMSGDATA9->PCIE_LOGIC_OUTS_B19_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA9" }, "PCIE_BOT.PCIE_CFGMSGDATA10->PCIE_LOGIC_OUTS_B12_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA10" }, "PCIE_BOT.PCIE_CFGMSGDATA11->PCIE_LOGIC_OUTS_B14_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA11" }, "PCIE_BOT.PCIE_CFGMSGDATA12->PCIE_LOGIC_OUTS_B16_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA12" }, "PCIE_BOT.PCIE_CFGMSGDATA13->PCIE_LOGIC_OUTS_B17_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA13" }, "PCIE_BOT.PCIE_CFGMSGDATA14->PCIE_LOGIC_OUTS_B12_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA14" }, "PCIE_BOT.PCIE_CFGMSGDATA15->PCIE_LOGIC_OUTS_B13_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGDATA15" }, "PCIE_BOT.PCIE_CFGMSGRECEIVED->PCIE_LOGIC_OUTS_B15_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVED" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDASSERTINTA->PCIE_LOGIC_OUTS_B10_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDASSERTINTA" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDASSERTINTB->PCIE_LOGIC_OUTS_B14_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDASSERTINTB" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDASSERTINTC->PCIE_LOGIC_OUTS_B17_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDASSERTINTC" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDASSERTINTD->PCIE_LOGIC_OUTS_B19_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDASSERTINTD" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDDEASSERTINTA->PCIE_LOGIC_OUTS_B12_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDDEASSERTINTA" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDDEASSERTINTB->PCIE_LOGIC_OUTS_B15_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDDEASSERTINTB" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDDEASSERTINTC->PCIE_LOGIC_OUTS_B18_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDDEASSERTINTC" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDDEASSERTINTD->PCIE_LOGIC_OUTS_B12_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDDEASSERTINTD" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDERRCOR->PCIE_LOGIC_OUTS_B14_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDERRCOR" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDERRFATAL->PCIE_LOGIC_OUTS_B8_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDERRFATAL" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDERRNONFATAL->PCIE_LOGIC_OUTS_B15_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDERRNONFATAL" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDPMASNAK->PCIE_LOGIC_OUTS_B10_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDPMASNAK" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDPMETO->PCIE_LOGIC_OUTS_B17_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDPMETO" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDPMETOACK->PCIE_LOGIC_OUTS_B16_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDPMETOACK" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDPMPME->PCIE_LOGIC_OUTS_B14_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDPMPME" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDSETSLOTPOWERLIMIT->PCIE_LOGIC_OUTS_B8_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDSETSLOTPOWERLIMIT" }, "PCIE_BOT.PCIE_CFGMSGRECEIVEDUNLOCK->PCIE_LOGIC_OUTS_B9_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGMSGRECEIVEDUNLOCK" }, "PCIE_BOT.PCIE_CFGPCIELINKSTATE0->PCIE_LOGIC_OUTS_B11_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGPCIELINKSTATE0" }, "PCIE_BOT.PCIE_CFGROOTCONTROLPMEINTEN->PCIE_LOGIC_OUTS_B16_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGROOTCONTROLPMEINTEN" }, "PCIE_BOT.PCIE_CFGROOTCONTROLSYSERRCORRERREN->PCIE_LOGIC_OUTS_B20_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGROOTCONTROLSYSERRCORRERREN" }, "PCIE_BOT.PCIE_CFGROOTCONTROLSYSERRFATALERREN->PCIE_LOGIC_OUTS_B22_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGROOTCONTROLSYSERRFATALERREN" }, "PCIE_BOT.PCIE_CFGROOTCONTROLSYSERRNONFATALERREN->PCIE_LOGIC_OUTS_B21_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGROOTCONTROLSYSERRNONFATALERREN" }, "PCIE_BOT.PCIE_CFGSLOTCONTROLELECTROMECHILCTLPULSE->PCIE_LOGIC_OUTS_B22_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CFGSLOTCONTROLELECTROMECHILCTLPULSE" }, "PCIE_BOT.PCIE_CLK0_R_11->PCIE_PIPECLK": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPECLK", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CLK0_R_11" }, "PCIE_BOT.PCIE_CLK0_R_12->PCIE_USERCLK": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_USERCLK", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CLK0_R_12" }, "PCIE_BOT.PCIE_CLK1_R_11->PCIE_DRPCLK": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_DRPCLK", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CLK1_R_11" }, "PCIE_BOT.PCIE_CLK1_R_12->PCIE_USERCLK2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_USERCLK2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CLK1_R_12" }, "PCIE_BOT.PCIE_CTRL0_R_0->PCIE_SYSRSTN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_SYSRSTN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CTRL0_R_0" }, "PCIE_BOT.PCIE_CTRL0_R_1->PCIE_CMSTICKYRSTN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CMSTICKYRSTN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CTRL0_R_1" }, "PCIE_BOT.PCIE_CTRL0_R_2->PCIE_TLRSTN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TLRSTN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CTRL0_R_2" }, "PCIE_BOT.PCIE_CTRL0_R_3->PCIE_PLRSTN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLRSTN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CTRL0_R_3" }, "PCIE_BOT.PCIE_CTRL1_R_0->PCIE_CMRSTN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CMRSTN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CTRL1_R_0" }, "PCIE_BOT.PCIE_CTRL1_R_1->PCIE_FUNCLVLRSTN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_FUNCLVLRSTN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CTRL1_R_1" }, "PCIE_BOT.PCIE_CTRL1_R_2->PCIE_DLRSTN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_DLRSTN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_CTRL1_R_2" }, "PCIE_BOT.PCIE_DBGSCLRA->PCIE_LOGIC_OUTS_B19_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGSCLRA" }, "PCIE_BOT.PCIE_DBGSCLRB->PCIE_LOGIC_OUTS_B20_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGSCLRB" }, "PCIE_BOT.PCIE_DBGSCLRC->PCIE_LOGIC_OUTS_B21_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGSCLRC" }, "PCIE_BOT.PCIE_DBGSCLRD->PCIE_LOGIC_OUTS_B19_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGSCLRD" }, "PCIE_BOT.PCIE_DBGSCLRE->PCIE_LOGIC_OUTS_B20_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGSCLRE" }, "PCIE_BOT.PCIE_DBGSCLRF->PCIE_LOGIC_OUTS_B21_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGSCLRF" }, "PCIE_BOT.PCIE_DBGSCLRG->PCIE_LOGIC_OUTS_B22_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGSCLRG" }, "PCIE_BOT.PCIE_DBGSCLRH->PCIE_LOGIC_OUTS_B22_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGSCLRH" }, "PCIE_BOT.PCIE_DBGSCLRI->PCIE_LOGIC_OUTS_B23_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGSCLRI" }, "PCIE_BOT.PCIE_DBGSCLRJ->PCIE_LOGIC_OUTS_B22_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGSCLRJ" }, "PCIE_BOT.PCIE_DBGSCLRK->PCIE_LOGIC_OUTS_B23_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGSCLRK" }, "PCIE_BOT.PCIE_DBGVECA22->PCIE_LOGIC_OUTS_B21_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA22" }, "PCIE_BOT.PCIE_DBGVECA23->PCIE_LOGIC_OUTS_B22_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA23" }, "PCIE_BOT.PCIE_DBGVECA24->PCIE_LOGIC_OUTS_B23_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA24" }, "PCIE_BOT.PCIE_DBGVECA25->PCIE_LOGIC_OUTS_B7_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA25" }, "PCIE_BOT.PCIE_DBGVECA26->PCIE_LOGIC_OUTS_B8_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA26" }, "PCIE_BOT.PCIE_DBGVECA27->PCIE_LOGIC_OUTS_B20_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA27" }, "PCIE_BOT.PCIE_DBGVECA28->PCIE_LOGIC_OUTS_B21_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA28" }, "PCIE_BOT.PCIE_DBGVECA29->PCIE_LOGIC_OUTS_B20_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA29" }, "PCIE_BOT.PCIE_DBGVECA30->PCIE_LOGIC_OUTS_B21_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA30" }, "PCIE_BOT.PCIE_DBGVECA31->PCIE_LOGIC_OUTS_B22_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA31" }, "PCIE_BOT.PCIE_DBGVECA32->PCIE_LOGIC_OUTS_B2_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA32" }, "PCIE_BOT.PCIE_DBGVECA33->PCIE_LOGIC_OUTS_B22_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA33" }, "PCIE_BOT.PCIE_DBGVECA34->PCIE_LOGIC_OUTS_B10_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA34" }, "PCIE_BOT.PCIE_DBGVECA35->PCIE_LOGIC_OUTS_B11_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA35" }, "PCIE_BOT.PCIE_DBGVECA36->PCIE_LOGIC_OUTS_B19_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA36" }, "PCIE_BOT.PCIE_DBGVECA37->PCIE_LOGIC_OUTS_B20_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA37" }, "PCIE_BOT.PCIE_DBGVECA38->PCIE_LOGIC_OUTS_B19_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA38" }, "PCIE_BOT.PCIE_DBGVECA39->PCIE_LOGIC_OUTS_B20_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA39" }, "PCIE_BOT.PCIE_DBGVECA40->PCIE_LOGIC_OUTS_B21_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA40" }, "PCIE_BOT.PCIE_DBGVECA41->PCIE_LOGIC_OUTS_B22_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA41" }, "PCIE_BOT.PCIE_DBGVECA42->PCIE_LOGIC_OUTS_B18_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA42" }, "PCIE_BOT.PCIE_DBGVECA43->PCIE_LOGIC_OUTS_B19_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA43" }, "PCIE_BOT.PCIE_DBGVECA44->PCIE_LOGIC_OUTS_B20_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA44" }, "PCIE_BOT.PCIE_DBGVECA45->PCIE_LOGIC_OUTS_B21_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA45" }, "PCIE_BOT.PCIE_DBGVECA46->PCIE_LOGIC_OUTS_B18_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA46" }, "PCIE_BOT.PCIE_DBGVECA47->PCIE_LOGIC_OUTS_B19_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA47" }, "PCIE_BOT.PCIE_DBGVECA48->PCIE_LOGIC_OUTS_B20_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA48" }, "PCIE_BOT.PCIE_DBGVECA49->PCIE_LOGIC_OUTS_B21_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA49" }, "PCIE_BOT.PCIE_DBGVECA50->PCIE_LOGIC_OUTS_B17_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA50" }, "PCIE_BOT.PCIE_DBGVECA51->PCIE_LOGIC_OUTS_B18_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA51" }, "PCIE_BOT.PCIE_DBGVECA52->PCIE_LOGIC_OUTS_B20_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA52" }, "PCIE_BOT.PCIE_DBGVECA53->PCIE_LOGIC_OUTS_B21_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA53" }, "PCIE_BOT.PCIE_DBGVECA54->PCIE_LOGIC_OUTS_B18_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA54" }, "PCIE_BOT.PCIE_DBGVECA55->PCIE_LOGIC_OUTS_B19_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA55" }, "PCIE_BOT.PCIE_DBGVECA56->PCIE_LOGIC_OUTS_B20_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA56" }, "PCIE_BOT.PCIE_DBGVECA57->PCIE_LOGIC_OUTS_B21_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA57" }, "PCIE_BOT.PCIE_DBGVECA58->PCIE_LOGIC_OUTS_B14_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA58" }, "PCIE_BOT.PCIE_DBGVECA59->PCIE_LOGIC_OUTS_B19_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA59" }, "PCIE_BOT.PCIE_DBGVECA60->PCIE_LOGIC_OUTS_B20_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA60" }, "PCIE_BOT.PCIE_DBGVECA61->PCIE_LOGIC_OUTS_B21_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA61" }, "PCIE_BOT.PCIE_DBGVECA62->PCIE_LOGIC_OUTS_B14_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA62" }, "PCIE_BOT.PCIE_DBGVECA63->PCIE_LOGIC_OUTS_B15_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECA63" }, "PCIE_BOT.PCIE_DBGVECB0->PCIE_LOGIC_OUTS_B16_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB0" }, "PCIE_BOT.PCIE_DBGVECB1->PCIE_LOGIC_OUTS_B17_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB1" }, "PCIE_BOT.PCIE_DBGVECB2->PCIE_LOGIC_OUTS_B22_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB2" }, "PCIE_BOT.PCIE_DBGVECB3->PCIE_LOGIC_OUTS_B22_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB3" }, "PCIE_BOT.PCIE_DBGVECB4->PCIE_LOGIC_OUTS_B22_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB4" }, "PCIE_BOT.PCIE_DBGVECB5->PCIE_LOGIC_OUTS_B22_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB5" }, "PCIE_BOT.PCIE_DBGVECB6->PCIE_LOGIC_OUTS_B22_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB6" }, "PCIE_BOT.PCIE_DBGVECB7->PCIE_LOGIC_OUTS_B23_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB7" }, "PCIE_BOT.PCIE_DBGVECB8->PCIE_LOGIC_OUTS_B22_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB8" }, "PCIE_BOT.PCIE_DBGVECB9->PCIE_LOGIC_OUTS_B22_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB9" }, "PCIE_BOT.PCIE_DBGVECB11->PCIE_LOGIC_OUTS_B18_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB11" }, "PCIE_BOT.PCIE_DBGVECB12->PCIE_LOGIC_OUTS_B10_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB12" }, "PCIE_BOT.PCIE_DBGVECB13->PCIE_LOGIC_OUTS_B14_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB13" }, "PCIE_BOT.PCIE_DBGVECB14->PCIE_LOGIC_OUTS_B17_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB14" }, "PCIE_BOT.PCIE_DBGVECB15->PCIE_LOGIC_OUTS_B18_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB15" }, "PCIE_BOT.PCIE_DBGVECB16->PCIE_LOGIC_OUTS_B9_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB16" }, "PCIE_BOT.PCIE_DBGVECB17->PCIE_LOGIC_OUTS_B13_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB17" }, "PCIE_BOT.PCIE_DBGVECB18->PCIE_LOGIC_OUTS_B6_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB18" }, "PCIE_BOT.PCIE_DBGVECB19->PCIE_LOGIC_OUTS_B7_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB19" }, "PCIE_BOT.PCIE_DBGVECB20->PCIE_LOGIC_OUTS_B16_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB20" }, "PCIE_BOT.PCIE_DBGVECB21->PCIE_LOGIC_OUTS_B18_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB21" }, "PCIE_BOT.PCIE_DBGVECB22->PCIE_LOGIC_OUTS_B7_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB22" }, "PCIE_BOT.PCIE_DBGVECB23->PCIE_LOGIC_OUTS_B8_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB23" }, "PCIE_BOT.PCIE_DBGVECB24->PCIE_LOGIC_OUTS_B12_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB24" }, "PCIE_BOT.PCIE_DBGVECB25->PCIE_LOGIC_OUTS_B19_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB25" }, "PCIE_BOT.PCIE_DBGVECB26->PCIE_LOGIC_OUTS_B7_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB26" }, "PCIE_BOT.PCIE_DBGVECB27->PCIE_LOGIC_OUTS_B8_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB27" }, "PCIE_BOT.PCIE_DBGVECB28->PCIE_LOGIC_OUTS_B16_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB28" }, "PCIE_BOT.PCIE_DBGVECB29->PCIE_LOGIC_OUTS_B20_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB29" }, "PCIE_BOT.PCIE_DBGVECB30->PCIE_LOGIC_OUTS_B12_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB30" }, "PCIE_BOT.PCIE_DBGVECB31->PCIE_LOGIC_OUTS_B13_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB31" }, "PCIE_BOT.PCIE_DBGVECB32->PCIE_LOGIC_OUTS_B15_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB32" }, "PCIE_BOT.PCIE_DBGVECB33->PCIE_LOGIC_OUTS_B22_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB33" }, "PCIE_BOT.PCIE_DBGVECB34->PCIE_LOGIC_OUTS_B22_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB34" }, "PCIE_BOT.PCIE_DBGVECB35->PCIE_LOGIC_OUTS_B22_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB35" }, "PCIE_BOT.PCIE_DBGVECB36->PCIE_LOGIC_OUTS_B20_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB36" }, "PCIE_BOT.PCIE_DBGVECB37->PCIE_LOGIC_OUTS_B21_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB37" }, "PCIE_BOT.PCIE_DBGVECB38->PCIE_LOGIC_OUTS_B22_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB38" }, "PCIE_BOT.PCIE_DBGVECB39->PCIE_LOGIC_OUTS_B18_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB39" }, "PCIE_BOT.PCIE_DBGVECB40->PCIE_LOGIC_OUTS_B19_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB40" }, "PCIE_BOT.PCIE_DBGVECB41->PCIE_LOGIC_OUTS_B20_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB41" }, "PCIE_BOT.PCIE_DBGVECB42->PCIE_LOGIC_OUTS_B21_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB42" }, "PCIE_BOT.PCIE_DBGVECB43->PCIE_LOGIC_OUTS_B18_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB43" }, "PCIE_BOT.PCIE_DBGVECB44->PCIE_LOGIC_OUTS_B19_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB44" }, "PCIE_BOT.PCIE_DBGVECB45->PCIE_LOGIC_OUTS_B20_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB45" }, "PCIE_BOT.PCIE_DBGVECB46->PCIE_LOGIC_OUTS_B21_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB46" }, "PCIE_BOT.PCIE_DBGVECB47->PCIE_LOGIC_OUTS_B18_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB47" }, "PCIE_BOT.PCIE_DBGVECB48->PCIE_LOGIC_OUTS_B19_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB48" }, "PCIE_BOT.PCIE_DBGVECB49->PCIE_LOGIC_OUTS_B20_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB49" }, "PCIE_BOT.PCIE_DBGVECB50->PCIE_LOGIC_OUTS_B21_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB50" }, "PCIE_BOT.PCIE_DBGVECB51->PCIE_LOGIC_OUTS_B18_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB51" }, "PCIE_BOT.PCIE_DBGVECB52->PCIE_LOGIC_OUTS_B19_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB52" }, "PCIE_BOT.PCIE_DBGVECB53->PCIE_LOGIC_OUTS_B20_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB53" }, "PCIE_BOT.PCIE_DBGVECB54->PCIE_LOGIC_OUTS_B21_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB54" }, "PCIE_BOT.PCIE_DBGVECB55->PCIE_LOGIC_OUTS_B18_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB55" }, "PCIE_BOT.PCIE_DBGVECB56->PCIE_LOGIC_OUTS_B19_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB56" }, "PCIE_BOT.PCIE_DBGVECB57->PCIE_LOGIC_OUTS_B20_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB57" }, "PCIE_BOT.PCIE_DBGVECB58->PCIE_LOGIC_OUTS_B21_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB58" }, "PCIE_BOT.PCIE_DBGVECB59->PCIE_LOGIC_OUTS_B18_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB59" }, "PCIE_BOT.PCIE_DBGVECB60->PCIE_LOGIC_OUTS_B19_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB60" }, "PCIE_BOT.PCIE_DBGVECB61->PCIE_LOGIC_OUTS_B20_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB61" }, "PCIE_BOT.PCIE_DBGVECB62->PCIE_LOGIC_OUTS_B21_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB62" }, "PCIE_BOT.PCIE_DBGVECB63->PCIE_LOGIC_OUTS_B18_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECB63" }, "PCIE_BOT.PCIE_DBGVECC0->PCIE_LOGIC_OUTS_B19_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECC0" }, "PCIE_BOT.PCIE_DBGVECC1->PCIE_LOGIC_OUTS_B20_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECC1" }, "PCIE_BOT.PCIE_DBGVECC2->PCIE_LOGIC_OUTS_B21_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECC2" }, "PCIE_BOT.PCIE_DBGVECC3->PCIE_LOGIC_OUTS_B18_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECC3" }, "PCIE_BOT.PCIE_DBGVECC4->PCIE_LOGIC_OUTS_B19_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECC4" }, "PCIE_BOT.PCIE_DBGVECC5->PCIE_LOGIC_OUTS_B20_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECC5" }, "PCIE_BOT.PCIE_DBGVECC6->PCIE_LOGIC_OUTS_B21_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECC6" }, "PCIE_BOT.PCIE_DBGVECC7->PCIE_LOGIC_OUTS_B18_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECC7" }, "PCIE_BOT.PCIE_DBGVECC8->PCIE_LOGIC_OUTS_B19_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECC8" }, "PCIE_BOT.PCIE_DBGVECC9->PCIE_LOGIC_OUTS_B20_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECC9" }, "PCIE_BOT.PCIE_DBGVECC10->PCIE_LOGIC_OUTS_B21_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECC10" }, "PCIE_BOT.PCIE_DBGVECC11->PCIE_LOGIC_OUTS_B18_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DBGVECC11" }, "PCIE_BOT.PCIE_DRPDO7->PCIE_LOGIC_OUTS_B20_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DRPDO7" }, "PCIE_BOT.PCIE_DRPDO8->PCIE_LOGIC_OUTS_B21_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DRPDO8" }, "PCIE_BOT.PCIE_DRPDO9->PCIE_LOGIC_OUTS_B22_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DRPDO9" }, "PCIE_BOT.PCIE_DRPDO10->PCIE_LOGIC_OUTS_B23_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_DRPDO10" }, "PCIE_BOT.PCIE_IMUX0_L_0->PCIE_PLDIRECTEDLINKCHANGE0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLINKCHANGE0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_0" }, "PCIE_BOT.PCIE_IMUX0_L_1->PCIE_PLDIRECTEDLTSSMNEW4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLTSSMNEW4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_1" }, "PCIE_BOT.PCIE_IMUX0_L_2->PCIE_TRNTD92": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD92", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_2" }, "PCIE_BOT.PCIE_IMUX0_L_3->PCIE_TRNTD96": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD96", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_3" }, "PCIE_BOT.PCIE_IMUX0_L_4->PCIE_TRNTD100": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD100", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_4" }, "PCIE_BOT.PCIE_IMUX0_L_5->PCIE_TRNTD104": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD104", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_5" }, "PCIE_BOT.PCIE_IMUX0_L_6->PCIE_TRNTD108": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD108", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_6" }, "PCIE_BOT.PCIE_IMUX0_L_7->PCIE_TRNTD112": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD112", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_7" }, "PCIE_BOT.PCIE_IMUX0_L_8->PCIE_TRNTD116": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD116", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_8" }, "PCIE_BOT.PCIE_IMUX0_L_9->PCIE_TRNTD120": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD120", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_9" }, "PCIE_BOT.PCIE_IMUX0_L_10->PCIE_TRNTD124": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD124", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_10" }, "PCIE_BOT.PCIE_IMUX0_L_11->PCIE_TRNTREM0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTREM0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_11" }, "PCIE_BOT.PCIE_IMUX0_L_12->PCIE_TRNTSRCRDY": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTSRCRDY", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_12" }, "PCIE_BOT.PCIE_IMUX0_L_13->PCIE_TRNTSTR": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTSTR", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_13" }, "PCIE_BOT.PCIE_IMUX0_L_14->PCIE_TRNRFCPRET": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNRFCPRET", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_14" }, "PCIE_BOT.PCIE_IMUX0_L_15->PCIE_TRNFCSEL2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNFCSEL2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_15" }, "PCIE_BOT.PCIE_IMUX0_L_16->PCIE_TRNTDLLPDATA3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_16" }, "PCIE_BOT.PCIE_IMUX0_L_17->PCIE_TRNTDLLPDATA7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_17" }, "PCIE_BOT.PCIE_IMUX0_L_18->PCIE_TRNTDLLPDATA11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_18" }, "PCIE_BOT.PCIE_IMUX0_L_19->PCIE_TRNTDLLPDATA15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_L_19" }, "PCIE_BOT.PCIE_IMUX0_R_0->PCIE_MIMTXRDATA0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_0" }, "PCIE_BOT.PCIE_IMUX0_R_1->PCIE_MIMTXRDATA4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_1" }, "PCIE_BOT.PCIE_IMUX0_R_2->PCIE_MIMTXRDATA8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_2" }, "PCIE_BOT.PCIE_IMUX0_R_3->PCIE_MIMTXRDATA12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_3" }, "PCIE_BOT.PCIE_IMUX0_R_4->PCIE_MIMTXRDATA16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_4" }, "PCIE_BOT.PCIE_IMUX0_R_5->PCIE_MIMTXRDATA20": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA20", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_5" }, "PCIE_BOT.PCIE_IMUX0_R_6->PCIE_MIMTXRDATA24": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA24", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_6" }, "PCIE_BOT.PCIE_IMUX0_R_7->PCIE_MIMTXRDATA28": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA28", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_7" }, "PCIE_BOT.PCIE_IMUX0_R_8->PCIE_MIMTXRDATA32": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA32", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_8" }, "PCIE_BOT.PCIE_IMUX0_R_9->PCIE_MIMTXRDATA36": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA36", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_9" }, "PCIE_BOT.PCIE_IMUX0_R_10->PCIE_TRNTD74": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD74", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_10" }, "PCIE_BOT.PCIE_IMUX0_R_11->PCIE_TRNTD70": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD70", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_11" }, "PCIE_BOT.PCIE_IMUX0_R_12->PCIE_TRNTD66": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD66", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_12" }, "PCIE_BOT.PCIE_IMUX0_R_13->PCIE_TRNTD62": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD62", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_13" }, "PCIE_BOT.PCIE_IMUX0_R_14->PCIE_TRNTD58": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD58", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_14" }, "PCIE_BOT.PCIE_IMUX0_R_15->PCIE_MIMRXRDATA0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_15" }, "PCIE_BOT.PCIE_IMUX0_R_16->PCIE_MIMRXRDATA4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_16" }, "PCIE_BOT.PCIE_IMUX0_R_17->PCIE_MIMRXRDATA8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_17" }, "PCIE_BOT.PCIE_IMUX0_R_18->PCIE_MIMRXRDATA12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_18" }, "PCIE_BOT.PCIE_IMUX0_R_19->PCIE_MIMRXRDATA16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX0_R_19" }, "PCIE_BOT.PCIE_IMUX1_L_0->PCIE_PLDIRECTEDLINKCHANGE1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLINKCHANGE1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_0" }, "PCIE_BOT.PCIE_IMUX1_L_1->PCIE_PLDIRECTEDLTSSMNEW5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLTSSMNEW5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_1" }, "PCIE_BOT.PCIE_IMUX1_L_2->PCIE_TRNTD93": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD93", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_2" }, "PCIE_BOT.PCIE_IMUX1_L_3->PCIE_TRNTD97": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD97", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_3" }, "PCIE_BOT.PCIE_IMUX1_L_4->PCIE_TRNTD101": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD101", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_4" }, "PCIE_BOT.PCIE_IMUX1_L_5->PCIE_TRNTD105": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD105", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_5" }, "PCIE_BOT.PCIE_IMUX1_L_6->PCIE_TRNTD109": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD109", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_6" }, "PCIE_BOT.PCIE_IMUX1_L_7->PCIE_TRNTD113": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD113", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_7" }, "PCIE_BOT.PCIE_IMUX1_L_8->PCIE_TRNTD117": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD117", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_8" }, "PCIE_BOT.PCIE_IMUX1_L_9->PCIE_TRNTD121": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD121", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_9" }, "PCIE_BOT.PCIE_IMUX1_L_10->PCIE_TRNTD125": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD125", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_10" }, "PCIE_BOT.PCIE_IMUX1_L_11->PCIE_TRNTREM1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTREM1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_11" }, "PCIE_BOT.PCIE_IMUX1_L_12->PCIE_TRNTSRCDSC": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTSRCDSC", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_12" }, "PCIE_BOT.PCIE_IMUX1_L_13->PCIE_TRNTCFGGNT": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTCFGGNT", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_13" }, "PCIE_BOT.PCIE_IMUX1_L_14->PCIE_TRNRNPOK": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNRNPOK", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_14" }, "PCIE_BOT.PCIE_IMUX1_L_15->PCIE_TRNTDLLPDATA0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_15" }, "PCIE_BOT.PCIE_IMUX1_L_16->PCIE_TRNTDLLPDATA4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_16" }, "PCIE_BOT.PCIE_IMUX1_L_17->PCIE_TRNTDLLPDATA8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_17" }, "PCIE_BOT.PCIE_IMUX1_L_18->PCIE_TRNTDLLPDATA12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_18" }, "PCIE_BOT.PCIE_IMUX1_L_19->PCIE_TRNTDLLPDATA16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_L_19" }, "PCIE_BOT.PCIE_IMUX1_R_0->PCIE_MIMTXRDATA1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_0" }, "PCIE_BOT.PCIE_IMUX1_R_1->PCIE_MIMTXRDATA5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_1" }, "PCIE_BOT.PCIE_IMUX1_R_2->PCIE_MIMTXRDATA9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_2" }, "PCIE_BOT.PCIE_IMUX1_R_3->PCIE_MIMTXRDATA13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_3" }, "PCIE_BOT.PCIE_IMUX1_R_4->PCIE_MIMTXRDATA17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_4" }, "PCIE_BOT.PCIE_IMUX1_R_5->PCIE_MIMTXRDATA21": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA21", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_5" }, "PCIE_BOT.PCIE_IMUX1_R_6->PCIE_MIMTXRDATA25": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA25", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_6" }, "PCIE_BOT.PCIE_IMUX1_R_7->PCIE_MIMTXRDATA29": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA29", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_7" }, "PCIE_BOT.PCIE_IMUX1_R_8->PCIE_MIMTXRDATA33": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA33", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_8" }, "PCIE_BOT.PCIE_IMUX1_R_9->PCIE_MIMTXRDATA37": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA37", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_9" }, "PCIE_BOT.PCIE_IMUX1_R_10->PCIE_TRNTD75": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD75", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_10" }, "PCIE_BOT.PCIE_IMUX1_R_11->PCIE_TRNTD71": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD71", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_11" }, "PCIE_BOT.PCIE_IMUX1_R_12->PCIE_TRNTD67": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD67", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_12" }, "PCIE_BOT.PCIE_IMUX1_R_13->PCIE_TRNTD63": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD63", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_13" }, "PCIE_BOT.PCIE_IMUX1_R_14->PCIE_TRNTD59": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD59", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_14" }, "PCIE_BOT.PCIE_IMUX1_R_15->PCIE_MIMRXRDATA1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_15" }, "PCIE_BOT.PCIE_IMUX1_R_16->PCIE_MIMRXRDATA5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_16" }, "PCIE_BOT.PCIE_IMUX1_R_17->PCIE_MIMRXRDATA9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_17" }, "PCIE_BOT.PCIE_IMUX1_R_18->PCIE_MIMRXRDATA13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_18" }, "PCIE_BOT.PCIE_IMUX1_R_19->PCIE_MIMRXRDATA17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX1_R_19" }, "PCIE_BOT.PCIE_IMUX2_L_0->PCIE_PLDIRECTEDLINKWIDTH0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLINKWIDTH0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_0" }, "PCIE_BOT.PCIE_IMUX2_L_1->PCIE_PLDIRECTEDLTSSMSTALL": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLTSSMSTALL", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_1" }, "PCIE_BOT.PCIE_IMUX2_L_2->PCIE_TRNTD94": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD94", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_2" }, "PCIE_BOT.PCIE_IMUX2_L_3->PCIE_TRNTD98": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD98", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_3" }, "PCIE_BOT.PCIE_IMUX2_L_4->PCIE_TRNTD102": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD102", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_4" }, "PCIE_BOT.PCIE_IMUX2_L_5->PCIE_TRNTD106": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD106", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_5" }, "PCIE_BOT.PCIE_IMUX2_L_6->PCIE_TRNTD110": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD110", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_6" }, "PCIE_BOT.PCIE_IMUX2_L_7->PCIE_TRNTD114": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD114", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_7" }, "PCIE_BOT.PCIE_IMUX2_L_8->PCIE_TRNTD118": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD118", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_8" }, "PCIE_BOT.PCIE_IMUX2_L_9->PCIE_TRNTD122": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD122", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_9" }, "PCIE_BOT.PCIE_IMUX2_L_10->PCIE_TRNTD126": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD126", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_10" }, "PCIE_BOT.PCIE_IMUX2_L_11->PCIE_TRNTSOF": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTSOF", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_11" }, "PCIE_BOT.PCIE_IMUX2_L_12->PCIE_TRNTERRFWD": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTERRFWD", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_12" }, "PCIE_BOT.PCIE_IMUX2_L_13->PCIE_TRNRDSTRDY": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNRDSTRDY", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_13" }, "PCIE_BOT.PCIE_IMUX2_L_14->PCIE_TRNFCSEL0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNFCSEL0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_14" }, "PCIE_BOT.PCIE_IMUX2_L_15->PCIE_TRNTDLLPDATA1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_15" }, "PCIE_BOT.PCIE_IMUX2_L_16->PCIE_TRNTDLLPDATA5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_16" }, "PCIE_BOT.PCIE_IMUX2_L_17->PCIE_TRNTDLLPDATA9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_17" }, "PCIE_BOT.PCIE_IMUX2_L_18->PCIE_TRNTDLLPDATA13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_18" }, "PCIE_BOT.PCIE_IMUX2_L_19->PCIE_TRNTDLLPDATA17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_L_19" }, "PCIE_BOT.PCIE_IMUX2_R_0->PCIE_MIMTXRDATA2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_0" }, "PCIE_BOT.PCIE_IMUX2_R_1->PCIE_MIMTXRDATA6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_1" }, "PCIE_BOT.PCIE_IMUX2_R_2->PCIE_MIMTXRDATA10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_2" }, "PCIE_BOT.PCIE_IMUX2_R_3->PCIE_MIMTXRDATA14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_3" }, "PCIE_BOT.PCIE_IMUX2_R_4->PCIE_MIMTXRDATA18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_4" }, "PCIE_BOT.PCIE_IMUX2_R_5->PCIE_MIMTXRDATA22": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA22", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_5" }, "PCIE_BOT.PCIE_IMUX2_R_6->PCIE_MIMTXRDATA26": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA26", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_6" }, "PCIE_BOT.PCIE_IMUX2_R_7->PCIE_MIMTXRDATA30": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA30", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_7" }, "PCIE_BOT.PCIE_IMUX2_R_8->PCIE_MIMTXRDATA34": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA34", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_8" }, "PCIE_BOT.PCIE_IMUX2_R_9->PCIE_MIMTXRDATA38": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA38", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_9" }, "PCIE_BOT.PCIE_IMUX2_R_10->PCIE_TRNTD76": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD76", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_10" }, "PCIE_BOT.PCIE_IMUX2_R_11->PCIE_TRNTD72": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD72", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_11" }, "PCIE_BOT.PCIE_IMUX2_R_12->PCIE_TRNTD68": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD68", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_12" }, "PCIE_BOT.PCIE_IMUX2_R_13->PCIE_TRNTD64": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD64", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_13" }, "PCIE_BOT.PCIE_IMUX2_R_14->PCIE_TRNTD60": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD60", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_14" }, "PCIE_BOT.PCIE_IMUX2_R_15->PCIE_MIMRXRDATA2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_15" }, "PCIE_BOT.PCIE_IMUX2_R_16->PCIE_MIMRXRDATA6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_16" }, "PCIE_BOT.PCIE_IMUX2_R_17->PCIE_MIMRXRDATA10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_17" }, "PCIE_BOT.PCIE_IMUX2_R_18->PCIE_MIMRXRDATA14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_18" }, "PCIE_BOT.PCIE_IMUX2_R_19->PCIE_MIMRXRDATA18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX2_R_19" }, "PCIE_BOT.PCIE_IMUX3_L_0->PCIE_PLDIRECTEDLINKWIDTH1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLINKWIDTH1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_0" }, "PCIE_BOT.PCIE_IMUX3_L_1->PCIE_TRNTD91": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD91", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_1" }, "PCIE_BOT.PCIE_IMUX3_L_2->PCIE_TRNTD95": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD95", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_2" }, "PCIE_BOT.PCIE_IMUX3_L_3->PCIE_TRNTD99": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD99", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_3" }, "PCIE_BOT.PCIE_IMUX3_L_4->PCIE_TRNTD103": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD103", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_4" }, "PCIE_BOT.PCIE_IMUX3_L_5->PCIE_TRNTD107": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD107", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_5" }, "PCIE_BOT.PCIE_IMUX3_L_6->PCIE_TRNTD111": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD111", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_6" }, "PCIE_BOT.PCIE_IMUX3_L_7->PCIE_TRNTD115": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD115", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_7" }, "PCIE_BOT.PCIE_IMUX3_L_8->PCIE_TRNTD119": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD119", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_8" }, "PCIE_BOT.PCIE_IMUX3_L_9->PCIE_TRNTD123": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD123", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_9" }, "PCIE_BOT.PCIE_IMUX3_L_10->PCIE_TRNTD127": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD127", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_10" }, "PCIE_BOT.PCIE_IMUX3_L_11->PCIE_TRNTEOF": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTEOF", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_11" }, "PCIE_BOT.PCIE_IMUX3_L_12->PCIE_TRNTECRCGEN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTECRCGEN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_12" }, "PCIE_BOT.PCIE_IMUX3_L_13->PCIE_TRNRNPREQ": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNRNPREQ", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_13" }, "PCIE_BOT.PCIE_IMUX3_L_14->PCIE_TRNFCSEL1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNFCSEL1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_14" }, "PCIE_BOT.PCIE_IMUX3_L_15->PCIE_TRNTDLLPDATA2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_15" }, "PCIE_BOT.PCIE_IMUX3_L_16->PCIE_TRNTDLLPDATA6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_16" }, "PCIE_BOT.PCIE_IMUX3_L_17->PCIE_TRNTDLLPDATA10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_17" }, "PCIE_BOT.PCIE_IMUX3_L_18->PCIE_TRNTDLLPDATA14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_18" }, "PCIE_BOT.PCIE_IMUX3_L_19->PCIE_TRNTDLLPDATA18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTDLLPDATA18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_L_19" }, "PCIE_BOT.PCIE_IMUX3_R_0->PCIE_MIMTXRDATA3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_0" }, "PCIE_BOT.PCIE_IMUX3_R_1->PCIE_MIMTXRDATA7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_1" }, "PCIE_BOT.PCIE_IMUX3_R_2->PCIE_MIMTXRDATA11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_2" }, "PCIE_BOT.PCIE_IMUX3_R_3->PCIE_MIMTXRDATA15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_3" }, "PCIE_BOT.PCIE_IMUX3_R_4->PCIE_MIMTXRDATA19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_4" }, "PCIE_BOT.PCIE_IMUX3_R_5->PCIE_MIMTXRDATA23": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA23", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_5" }, "PCIE_BOT.PCIE_IMUX3_R_6->PCIE_MIMTXRDATA27": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA27", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_6" }, "PCIE_BOT.PCIE_IMUX3_R_7->PCIE_MIMTXRDATA31": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA31", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_7" }, "PCIE_BOT.PCIE_IMUX3_R_8->PCIE_MIMTXRDATA35": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA35", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_8" }, "PCIE_BOT.PCIE_IMUX3_R_9->PCIE_MIMTXRDATA39": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA39", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_9" }, "PCIE_BOT.PCIE_IMUX3_R_10->PCIE_TRNTD77": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD77", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_10" }, "PCIE_BOT.PCIE_IMUX3_R_11->PCIE_TRNTD73": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD73", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_11" }, "PCIE_BOT.PCIE_IMUX3_R_12->PCIE_TRNTD69": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD69", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_12" }, "PCIE_BOT.PCIE_IMUX3_R_13->PCIE_TRNTD65": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD65", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_13" }, "PCIE_BOT.PCIE_IMUX3_R_14->PCIE_TRNTD61": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD61", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_14" }, "PCIE_BOT.PCIE_IMUX3_R_15->PCIE_MIMRXRDATA3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_15" }, "PCIE_BOT.PCIE_IMUX3_R_16->PCIE_MIMRXRDATA7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_16" }, "PCIE_BOT.PCIE_IMUX3_R_17->PCIE_MIMRXRDATA11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_17" }, "PCIE_BOT.PCIE_IMUX3_R_18->PCIE_MIMRXRDATA15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_18" }, "PCIE_BOT.PCIE_IMUX3_R_19->PCIE_MIMRXRDATA19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX3_R_19" }, "PCIE_BOT.PCIE_IMUX4_L_0->PCIE_PLDIRECTEDLINKSPEED": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLINKSPEED", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_0" }, "PCIE_BOT.PCIE_IMUX4_L_1->PCIE_CFGERRAERHEADERLOG78": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG78", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_1" }, "PCIE_BOT.PCIE_IMUX4_L_2->PCIE_CFGERRAERHEADERLOG82": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG82", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_2" }, "PCIE_BOT.PCIE_IMUX4_L_3->PCIE_CFGERRAERHEADERLOG86": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG86", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_3" }, "PCIE_BOT.PCIE_IMUX4_L_4->PCIE_CFGERRAERHEADERLOG90": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG90", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_4" }, "PCIE_BOT.PCIE_IMUX4_L_5->PCIE_CFGERRAERHEADERLOG94": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG94", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_5" }, "PCIE_BOT.PCIE_IMUX4_L_6->PCIE_CFGERRAERHEADERLOG98": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG98", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_6" }, "PCIE_BOT.PCIE_IMUX4_L_7->PCIE_CFGERRAERHEADERLOG102": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG102", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_7" }, "PCIE_BOT.PCIE_IMUX4_L_8->PCIE_CFGERRAERHEADERLOG106": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG106", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_8" }, "PCIE_BOT.PCIE_IMUX4_L_9->PCIE_CFGERRAERHEADERLOG110": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG110", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_9" }, "PCIE_BOT.PCIE_IMUX4_L_10->PCIE_CFGERRAERHEADERLOG114": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG114", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_10" }, "PCIE_BOT.PCIE_IMUX4_L_11->PCIE_CFGERRAERHEADERLOG118": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG118", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_11" }, "PCIE_BOT.PCIE_IMUX4_L_12->PCIE_CFGERRAERHEADERLOG122": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG122", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_12" }, "PCIE_BOT.PCIE_IMUX4_L_13->PCIE_CFGERRAERHEADERLOG126": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG126", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_13" }, "PCIE_BOT.PCIE_IMUX4_L_14->PCIE_CFGERRTLPCPLHEADER2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_14" }, "PCIE_BOT.PCIE_IMUX4_L_15->PCIE_CFGERRTLPCPLHEADER6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_15" }, "PCIE_BOT.PCIE_IMUX4_L_16->PCIE_CFGERRTLPCPLHEADER10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_16" }, "PCIE_BOT.PCIE_IMUX4_L_17->PCIE_CFGERRTLPCPLHEADER14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_17" }, "PCIE_BOT.PCIE_IMUX4_L_18->PCIE_CFGERRTLPCPLHEADER18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_18" }, "PCIE_BOT.PCIE_IMUX4_L_19->PCIE_CFGERRTLPCPLHEADER22": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER22", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_L_19" }, "PCIE_BOT.PCIE_IMUX4_R_0->PCIE_MIMTXRDATA62": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA62", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_0" }, "PCIE_BOT.PCIE_IMUX4_R_1->PCIE_MIMTXRDATA58": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA58", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_1" }, "PCIE_BOT.PCIE_IMUX4_R_2->PCIE_MIMTXRDATA54": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA54", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_2" }, "PCIE_BOT.PCIE_IMUX4_R_3->PCIE_MIMTXRDATA50": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA50", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_3" }, "PCIE_BOT.PCIE_IMUX4_R_4->PCIE_CFGMGMTDI7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_4" }, "PCIE_BOT.PCIE_IMUX4_R_5->PCIE_MIMTXRDATA48": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA48", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_5" }, "PCIE_BOT.PCIE_IMUX4_R_6->PCIE_MIMTXRDATA44": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA44", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_6" }, "PCIE_BOT.PCIE_IMUX4_R_7->PCIE_MIMTXRDATA40": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA40", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_7" }, "PCIE_BOT.PCIE_IMUX4_R_9->PCIE_MIMTXRDATA66": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA66", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_9" }, "PCIE_BOT.PCIE_IMUX4_R_15->PCIE_TRNTD54": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD54", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_15" }, "PCIE_BOT.PCIE_IMUX4_R_16->PCIE_TRNTD50": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD50", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_16" }, "PCIE_BOT.PCIE_IMUX4_R_17->PCIE_MIMRXRDATA64": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA64", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_17" }, "PCIE_BOT.PCIE_IMUX4_R_18->PCIE_MIMRXRDATA60": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA60", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_18" }, "PCIE_BOT.PCIE_IMUX4_R_19->PCIE_MIMRXRDATA56": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA56", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX4_R_19" }, "PCIE_BOT.PCIE_IMUX5_L_0->PCIE_PLDIRECTEDLINKAUTON": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLINKAUTON", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_0" }, "PCIE_BOT.PCIE_IMUX5_L_1->PCIE_CFGERRAERHEADERLOG79": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG79", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_1" }, "PCIE_BOT.PCIE_IMUX5_L_2->PCIE_CFGERRAERHEADERLOG83": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG83", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_2" }, "PCIE_BOT.PCIE_IMUX5_L_3->PCIE_CFGERRAERHEADERLOG87": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG87", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_3" }, "PCIE_BOT.PCIE_IMUX5_L_4->PCIE_CFGERRAERHEADERLOG91": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG91", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_4" }, "PCIE_BOT.PCIE_IMUX5_L_5->PCIE_CFGERRAERHEADERLOG95": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG95", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_5" }, "PCIE_BOT.PCIE_IMUX5_L_6->PCIE_CFGERRAERHEADERLOG99": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG99", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_6" }, "PCIE_BOT.PCIE_IMUX5_L_7->PCIE_CFGERRAERHEADERLOG103": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG103", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_7" }, "PCIE_BOT.PCIE_IMUX5_L_8->PCIE_CFGERRAERHEADERLOG107": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG107", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_8" }, "PCIE_BOT.PCIE_IMUX5_L_9->PCIE_CFGERRAERHEADERLOG111": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG111", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_9" }, "PCIE_BOT.PCIE_IMUX5_L_10->PCIE_CFGERRAERHEADERLOG115": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG115", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_10" }, "PCIE_BOT.PCIE_IMUX5_L_11->PCIE_CFGERRAERHEADERLOG119": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG119", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_11" }, "PCIE_BOT.PCIE_IMUX5_L_12->PCIE_CFGERRAERHEADERLOG123": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG123", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_12" }, "PCIE_BOT.PCIE_IMUX5_L_13->PCIE_CFGERRAERHEADERLOG127": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG127", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_13" }, "PCIE_BOT.PCIE_IMUX5_L_14->PCIE_CFGERRTLPCPLHEADER3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_14" }, "PCIE_BOT.PCIE_IMUX5_L_15->PCIE_CFGERRTLPCPLHEADER7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_15" }, "PCIE_BOT.PCIE_IMUX5_L_16->PCIE_CFGERRTLPCPLHEADER11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_16" }, "PCIE_BOT.PCIE_IMUX5_L_17->PCIE_CFGERRTLPCPLHEADER15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_17" }, "PCIE_BOT.PCIE_IMUX5_L_18->PCIE_CFGERRTLPCPLHEADER19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_18" }, "PCIE_BOT.PCIE_IMUX5_L_19->PCIE_CFGERRTLPCPLHEADER23": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER23", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_L_19" }, "PCIE_BOT.PCIE_IMUX5_R_0->PCIE_MIMTXRDATA63": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA63", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_0" }, "PCIE_BOT.PCIE_IMUX5_R_1->PCIE_MIMTXRDATA59": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA59", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_1" }, "PCIE_BOT.PCIE_IMUX5_R_2->PCIE_MIMTXRDATA55": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA55", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_2" }, "PCIE_BOT.PCIE_IMUX5_R_3->PCIE_MIMTXRDATA51": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA51", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_3" }, "PCIE_BOT.PCIE_IMUX5_R_4->PCIE_CFGMGMTDI8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_4" }, "PCIE_BOT.PCIE_IMUX5_R_5->PCIE_MIMTXRDATA49": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA49", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_5" }, "PCIE_BOT.PCIE_IMUX5_R_6->PCIE_MIMTXRDATA45": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA45", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_6" }, "PCIE_BOT.PCIE_IMUX5_R_7->PCIE_MIMTXRDATA41": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA41", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_7" }, "PCIE_BOT.PCIE_IMUX5_R_8->PCIE_CFGMGMTDI23": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI23", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_8" }, "PCIE_BOT.PCIE_IMUX5_R_9->PCIE_MIMTXRDATA67": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA67", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_9" }, "PCIE_BOT.PCIE_IMUX5_R_10->PCIE_CFGMGMTDI31": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI31", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_10" }, "PCIE_BOT.PCIE_IMUX5_R_11->PCIE_CFGMGMTBYTEENN3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTBYTEENN3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_11" }, "PCIE_BOT.PCIE_IMUX5_R_12->PCIE_CFGMGMTDWADDR3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDWADDR3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_12" }, "PCIE_BOT.PCIE_IMUX5_R_13->PCIE_CFGMGMTDWADDR7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDWADDR7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_13" }, "PCIE_BOT.PCIE_IMUX5_R_14->PCIE_CFGMGMTWRREADONLYN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTWRREADONLYN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_14" }, "PCIE_BOT.PCIE_IMUX5_R_15->PCIE_TRNTD55": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD55", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_15" }, "PCIE_BOT.PCIE_IMUX5_R_16->PCIE_TRNTD51": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD51", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_16" }, "PCIE_BOT.PCIE_IMUX5_R_17->PCIE_MIMRXRDATA65": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA65", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_17" }, "PCIE_BOT.PCIE_IMUX5_R_18->PCIE_MIMRXRDATA61": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA61", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_18" }, "PCIE_BOT.PCIE_IMUX5_R_19->PCIE_MIMRXRDATA57": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA57", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX5_R_19" }, "PCIE_BOT.PCIE_IMUX6_L_0->PCIE_PLUPSTREAMPREFERDEEMPH": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLUPSTREAMPREFERDEEMPH", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_0" }, "PCIE_BOT.PCIE_IMUX6_L_1->PCIE_CFGERRAERHEADERLOG80": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG80", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_1" }, "PCIE_BOT.PCIE_IMUX6_L_2->PCIE_CFGERRAERHEADERLOG84": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG84", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_2" }, "PCIE_BOT.PCIE_IMUX6_L_3->PCIE_CFGERRAERHEADERLOG88": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG88", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_3" }, "PCIE_BOT.PCIE_IMUX6_L_4->PCIE_CFGERRAERHEADERLOG92": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG92", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_4" }, "PCIE_BOT.PCIE_IMUX6_L_5->PCIE_CFGERRAERHEADERLOG96": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG96", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_5" }, "PCIE_BOT.PCIE_IMUX6_L_6->PCIE_CFGERRAERHEADERLOG100": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG100", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_6" }, "PCIE_BOT.PCIE_IMUX6_L_7->PCIE_CFGERRAERHEADERLOG104": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG104", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_7" }, "PCIE_BOT.PCIE_IMUX6_L_8->PCIE_CFGERRAERHEADERLOG108": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG108", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_8" }, "PCIE_BOT.PCIE_IMUX6_L_9->PCIE_CFGERRAERHEADERLOG112": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG112", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_9" }, "PCIE_BOT.PCIE_IMUX6_L_10->PCIE_CFGERRAERHEADERLOG116": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG116", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_10" }, "PCIE_BOT.PCIE_IMUX6_L_11->PCIE_CFGERRAERHEADERLOG120": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG120", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_11" }, "PCIE_BOT.PCIE_IMUX6_L_12->PCIE_CFGERRAERHEADERLOG124": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG124", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_12" }, "PCIE_BOT.PCIE_IMUX6_L_13->PCIE_CFGERRTLPCPLHEADER0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_13" }, "PCIE_BOT.PCIE_IMUX6_L_14->PCIE_CFGERRTLPCPLHEADER4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_14" }, "PCIE_BOT.PCIE_IMUX6_L_15->PCIE_CFGERRTLPCPLHEADER8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_15" }, "PCIE_BOT.PCIE_IMUX6_L_16->PCIE_CFGERRTLPCPLHEADER12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_16" }, "PCIE_BOT.PCIE_IMUX6_L_17->PCIE_CFGERRTLPCPLHEADER16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_17" }, "PCIE_BOT.PCIE_IMUX6_L_18->PCIE_CFGERRTLPCPLHEADER20": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER20", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_18" }, "PCIE_BOT.PCIE_IMUX6_L_19->PCIE_CFGERRTLPCPLHEADER24": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER24", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_L_19" }, "PCIE_BOT.PCIE_IMUX6_R_0->PCIE_MIMTXRDATA64": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA64", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_0" }, "PCIE_BOT.PCIE_IMUX6_R_1->PCIE_MIMTXRDATA60": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA60", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_1" }, "PCIE_BOT.PCIE_IMUX6_R_2->PCIE_MIMTXRDATA56": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA56", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_2" }, "PCIE_BOT.PCIE_IMUX6_R_3->PCIE_MIMTXRDATA52": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA52", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_3" }, "PCIE_BOT.PCIE_IMUX6_R_4->PCIE_CFGMGMTDI9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_4" }, "PCIE_BOT.PCIE_IMUX6_R_6->PCIE_MIMTXRDATA46": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA46", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_6" }, "PCIE_BOT.PCIE_IMUX6_R_7->PCIE_MIMTXRDATA42": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA42", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_7" }, "PCIE_BOT.PCIE_IMUX6_R_8->PCIE_CFGMGMTDI24": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI24", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_8" }, "PCIE_BOT.PCIE_IMUX6_R_10->PCIE_CFGMGMTBYTEENN0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTBYTEENN0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_10" }, "PCIE_BOT.PCIE_IMUX6_R_11->PCIE_CFGMGMTDWADDR0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDWADDR0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_11" }, "PCIE_BOT.PCIE_IMUX6_R_12->PCIE_CFGMGMTDWADDR4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDWADDR4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_12" }, "PCIE_BOT.PCIE_IMUX6_R_13->PCIE_CFGMGMTDWADDR8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDWADDR8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_13" }, "PCIE_BOT.PCIE_IMUX6_R_14->PCIE_CFGMGMTWRENN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTWRENN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_14" }, "PCIE_BOT.PCIE_IMUX6_R_15->PCIE_TRNTD56": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD56", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_15" }, "PCIE_BOT.PCIE_IMUX6_R_16->PCIE_TRNTD52": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD52", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_16" }, "PCIE_BOT.PCIE_IMUX6_R_17->PCIE_MIMRXRDATA66": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA66", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_17" }, "PCIE_BOT.PCIE_IMUX6_R_18->PCIE_MIMRXRDATA62": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA62", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_18" }, "PCIE_BOT.PCIE_IMUX6_R_19->PCIE_MIMRXRDATA58": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA58", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX6_R_19" }, "PCIE_BOT.PCIE_IMUX7_L_0->PCIE_PLDOWNSTREAMDEEMPHSOURCE": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDOWNSTREAMDEEMPHSOURCE", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_0" }, "PCIE_BOT.PCIE_IMUX7_L_1->PCIE_CFGERRAERHEADERLOG81": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG81", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_1" }, "PCIE_BOT.PCIE_IMUX7_L_2->PCIE_CFGERRAERHEADERLOG85": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG85", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_2" }, "PCIE_BOT.PCIE_IMUX7_L_3->PCIE_CFGERRAERHEADERLOG89": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG89", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_3" }, "PCIE_BOT.PCIE_IMUX7_L_4->PCIE_CFGERRAERHEADERLOG93": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG93", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_4" }, "PCIE_BOT.PCIE_IMUX7_L_5->PCIE_CFGERRAERHEADERLOG97": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG97", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_5" }, "PCIE_BOT.PCIE_IMUX7_L_6->PCIE_CFGERRAERHEADERLOG101": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG101", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_6" }, "PCIE_BOT.PCIE_IMUX7_L_7->PCIE_CFGERRAERHEADERLOG105": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG105", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_7" }, "PCIE_BOT.PCIE_IMUX7_L_8->PCIE_CFGERRAERHEADERLOG109": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG109", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_8" }, "PCIE_BOT.PCIE_IMUX7_L_9->PCIE_CFGERRAERHEADERLOG113": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG113", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_9" }, "PCIE_BOT.PCIE_IMUX7_L_10->PCIE_CFGERRAERHEADERLOG117": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG117", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_10" }, "PCIE_BOT.PCIE_IMUX7_L_11->PCIE_CFGERRAERHEADERLOG121": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG121", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_11" }, "PCIE_BOT.PCIE_IMUX7_L_12->PCIE_CFGERRAERHEADERLOG125": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG125", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_12" }, "PCIE_BOT.PCIE_IMUX7_L_13->PCIE_CFGERRTLPCPLHEADER1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_13" }, "PCIE_BOT.PCIE_IMUX7_L_14->PCIE_CFGERRTLPCPLHEADER5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_14" }, "PCIE_BOT.PCIE_IMUX7_L_15->PCIE_CFGERRTLPCPLHEADER9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_15" }, "PCIE_BOT.PCIE_IMUX7_L_16->PCIE_CFGERRTLPCPLHEADER13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_16" }, "PCIE_BOT.PCIE_IMUX7_L_17->PCIE_CFGERRTLPCPLHEADER17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_17" }, "PCIE_BOT.PCIE_IMUX7_L_18->PCIE_CFGERRTLPCPLHEADER21": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER21", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_18" }, "PCIE_BOT.PCIE_IMUX7_L_19->PCIE_CFGERRTLPCPLHEADER25": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRTLPCPLHEADER25", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_L_19" }, "PCIE_BOT.PCIE_IMUX7_R_0->PCIE_MIMTXRDATA65": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA65", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_0" }, "PCIE_BOT.PCIE_IMUX7_R_1->PCIE_MIMTXRDATA61": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA61", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_1" }, "PCIE_BOT.PCIE_IMUX7_R_2->PCIE_MIMTXRDATA57": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA57", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_2" }, "PCIE_BOT.PCIE_IMUX7_R_3->PCIE_MIMTXRDATA53": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA53", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_3" }, "PCIE_BOT.PCIE_IMUX7_R_4->PCIE_CFGMGMTDI10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_4" }, "PCIE_BOT.PCIE_IMUX7_R_5->PCIE_CFGMGMTDI11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_5" }, "PCIE_BOT.PCIE_IMUX7_R_6->PCIE_MIMTXRDATA47": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA47", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_6" }, "PCIE_BOT.PCIE_IMUX7_R_7->PCIE_MIMTXRDATA43": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA43", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_7" }, "PCIE_BOT.PCIE_IMUX7_R_8->PCIE_CFGMGMTDI25": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI25", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_8" }, "PCIE_BOT.PCIE_IMUX7_R_9->PCIE_CFGMGMTDI27": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI27", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_9" }, "PCIE_BOT.PCIE_IMUX7_R_10->PCIE_CFGMGMTBYTEENN1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTBYTEENN1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_10" }, "PCIE_BOT.PCIE_IMUX7_R_11->PCIE_CFGMGMTDWADDR1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDWADDR1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_11" }, "PCIE_BOT.PCIE_IMUX7_R_12->PCIE_CFGMGMTDWADDR5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDWADDR5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_12" }, "PCIE_BOT.PCIE_IMUX7_R_13->PCIE_CFGMGMTDWADDR9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDWADDR9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_13" }, "PCIE_BOT.PCIE_IMUX7_R_14->PCIE_CFGMGMTRDENN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTRDENN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_14" }, "PCIE_BOT.PCIE_IMUX7_R_15->PCIE_TRNTD57": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD57", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_15" }, "PCIE_BOT.PCIE_IMUX7_R_16->PCIE_TRNTD53": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD53", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_16" }, "PCIE_BOT.PCIE_IMUX7_R_17->PCIE_MIMRXRDATA67": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA67", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_17" }, "PCIE_BOT.PCIE_IMUX7_R_18->PCIE_MIMRXRDATA63": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA63", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_18" }, "PCIE_BOT.PCIE_IMUX7_R_19->PCIE_MIMRXRDATA59": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMRXRDATA59", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX7_R_19" }, "PCIE_BOT.PCIE_IMUX8_L_0->PCIE_PLDIRECTEDLTSSMNEWVLD": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLTSSMNEWVLD", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_0" }, "PCIE_BOT.PCIE_IMUX8_L_1->PCIE_CFGPMHALTASPML0SN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPMHALTASPML0SN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_1" }, "PCIE_BOT.PCIE_IMUX8_L_2->PCIE_CFGPMFORCESTATE1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPMFORCESTATE1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_2" }, "PCIE_BOT.PCIE_IMUX8_L_3->PCIE_CFGPCIECAPINTERRUPTMSGNUM0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPCIECAPINTERRUPTMSGNUM0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_3" }, "PCIE_BOT.PCIE_IMUX8_L_4->PCIE_CFGPCIECAPINTERRUPTMSGNUM4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPCIECAPINTERRUPTMSGNUM4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_4" }, "PCIE_BOT.PCIE_IMUX8_L_5->PCIE_CFGFORCEMPS2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGFORCEMPS2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_5" }, "PCIE_BOT.PCIE_IMUX8_L_6->PCIE_CFGDSN1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_6" }, "PCIE_BOT.PCIE_IMUX8_L_7->PCIE_CFGDSN5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_7" }, "PCIE_BOT.PCIE_IMUX8_L_8->PCIE_CFGDSN9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_8" }, "PCIE_BOT.PCIE_IMUX8_L_9->PCIE_CFGDSN13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_9" }, "PCIE_BOT.PCIE_IMUX8_L_10->PCIE_CFGDSN17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_10" }, "PCIE_BOT.PCIE_IMUX8_L_11->PCIE_CFGDSN21": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN21", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_11" }, "PCIE_BOT.PCIE_IMUX8_L_12->PCIE_CFGDSN25": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN25", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_12" }, "PCIE_BOT.PCIE_IMUX8_L_13->PCIE_CFGDSN29": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN29", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_13" }, "PCIE_BOT.PCIE_IMUX8_L_14->PCIE_CFGDSN33": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN33", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_14" }, "PCIE_BOT.PCIE_IMUX8_L_15->PCIE_CFGDSN37": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN37", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_15" }, "PCIE_BOT.PCIE_IMUX8_L_16->PCIE_CFGDSN41": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN41", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_16" }, "PCIE_BOT.PCIE_IMUX8_L_17->PCIE_CFGDSN45": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN45", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_17" }, "PCIE_BOT.PCIE_IMUX8_L_18->PCIE_CFGDSN49": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN49", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_18" }, "PCIE_BOT.PCIE_IMUX8_L_19->PCIE_CFGDSN53": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN53", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_L_19" }, "PCIE_BOT.PCIE_IMUX8_R_0->PCIE_TRNTD87": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD87", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_0" }, "PCIE_BOT.PCIE_IMUX8_R_1->PCIE_TRNTD83": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD83", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_1" }, "PCIE_BOT.PCIE_IMUX8_R_2->PCIE_TRNTD79": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD79", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_2" }, "PCIE_BOT.PCIE_IMUX8_R_3->PCIE_TRNTD78": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD78", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_3" }, "PCIE_BOT.PCIE_IMUX8_R_4->PCIE_CFGERRAERHEADERLOG54": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG54", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_4" }, "PCIE_BOT.PCIE_IMUX8_R_5->PCIE_CFGMGMTDI12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_5" }, "PCIE_BOT.PCIE_IMUX8_R_7->PCIE_MIMTXRDATA68": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_MIMTXRDATA68", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_7" }, "PCIE_BOT.PCIE_IMUX8_R_8->PCIE_CFGMGMTDI26": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI26", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_8" }, "PCIE_BOT.PCIE_IMUX8_R_9->PCIE_CFGMGMTDI28": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI28", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_9" }, "PCIE_BOT.PCIE_IMUX8_R_10->PCIE_CFGMGMTBYTEENN2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTBYTEENN2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_10" }, "PCIE_BOT.PCIE_IMUX8_R_11->PCIE_CFGMGMTDWADDR2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDWADDR2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_11" }, "PCIE_BOT.PCIE_IMUX8_R_12->PCIE_CFGMGMTDWADDR6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDWADDR6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_12" }, "PCIE_BOT.PCIE_IMUX8_R_13->PCIE_CFGMGMTWRRW1CASRWN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTWRRW1CASRWN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_13" }, "PCIE_BOT.PCIE_IMUX8_R_14->PCIE_CFGERRMALFORMEDN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRMALFORMEDN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_14" }, "PCIE_BOT.PCIE_IMUX8_R_17->PCIE_TRNTD46": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD46", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_17" }, "PCIE_BOT.PCIE_IMUX8_R_18->PCIE_TRNTD0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_18" }, "PCIE_BOT.PCIE_IMUX8_R_19->PCIE_TRNTD4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX8_R_19" }, "PCIE_BOT.PCIE_IMUX9_L_0->PCIE_PLDIRECTEDLTSSMNEW0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLTSSMNEW0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_0" }, "PCIE_BOT.PCIE_IMUX9_L_1->PCIE_CFGPMHALTASPML1N": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPMHALTASPML1N", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_1" }, "PCIE_BOT.PCIE_IMUX9_L_2->PCIE_CFGPMWAKEN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPMWAKEN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_2" }, "PCIE_BOT.PCIE_IMUX9_L_3->PCIE_CFGPCIECAPINTERRUPTMSGNUM1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPCIECAPINTERRUPTMSGNUM1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_3" }, "PCIE_BOT.PCIE_IMUX9_L_4->PCIE_CFGTRNPENDINGN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGTRNPENDINGN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_4" }, "PCIE_BOT.PCIE_IMUX9_L_5->PCIE_CFGFORCECOMMONCLOCKOFF": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGFORCECOMMONCLOCKOFF", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_5" }, "PCIE_BOT.PCIE_IMUX9_L_6->PCIE_CFGDSN2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_6" }, "PCIE_BOT.PCIE_IMUX9_L_7->PCIE_CFGDSN6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_7" }, "PCIE_BOT.PCIE_IMUX9_L_8->PCIE_CFGDSN10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_8" }, "PCIE_BOT.PCIE_IMUX9_L_9->PCIE_CFGDSN14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_9" }, "PCIE_BOT.PCIE_IMUX9_L_10->PCIE_CFGDSN18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_10" }, "PCIE_BOT.PCIE_IMUX9_L_11->PCIE_CFGDSN22": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN22", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_11" }, "PCIE_BOT.PCIE_IMUX9_L_12->PCIE_CFGDSN26": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN26", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_12" }, "PCIE_BOT.PCIE_IMUX9_L_13->PCIE_CFGDSN30": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN30", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_13" }, "PCIE_BOT.PCIE_IMUX9_L_14->PCIE_CFGDSN34": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN34", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_14" }, "PCIE_BOT.PCIE_IMUX9_L_15->PCIE_CFGDSN38": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN38", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_15" }, "PCIE_BOT.PCIE_IMUX9_L_16->PCIE_CFGDSN42": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN42", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_16" }, "PCIE_BOT.PCIE_IMUX9_L_17->PCIE_CFGDSN46": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN46", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_17" }, "PCIE_BOT.PCIE_IMUX9_L_18->PCIE_CFGDSN50": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN50", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_18" }, "PCIE_BOT.PCIE_IMUX9_L_19->PCIE_CFGDSN54": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN54", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_L_19" }, "PCIE_BOT.PCIE_IMUX9_R_0->PCIE_TRNTD88": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD88", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_0" }, "PCIE_BOT.PCIE_IMUX9_R_1->PCIE_TRNTD84": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD84", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_1" }, "PCIE_BOT.PCIE_IMUX9_R_2->PCIE_TRNTD80": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD80", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_2" }, "PCIE_BOT.PCIE_IMUX9_R_3->PCIE_CFGMGMTDI3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_3" }, "PCIE_BOT.PCIE_IMUX9_R_4->PCIE_CFGERRAERHEADERLOG55": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG55", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_4" }, "PCIE_BOT.PCIE_IMUX9_R_5->PCIE_CFGMGMTDI13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_5" }, "PCIE_BOT.PCIE_IMUX9_R_6->PCIE_CFGMGMTDI15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_6" }, "PCIE_BOT.PCIE_IMUX9_R_8->PCIE_CFGERRAERHEADERLOG38": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG38", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_8" }, "PCIE_BOT.PCIE_IMUX9_R_9->PCIE_CFGMGMTDI29": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI29", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_9" }, "PCIE_BOT.PCIE_IMUX9_R_10->PCIE_CFGERRAERHEADERLOG30": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG30", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_10" }, "PCIE_BOT.PCIE_IMUX9_R_11->PCIE_CFGERRAERHEADERLOG26": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG26", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_11" }, "PCIE_BOT.PCIE_IMUX9_R_12->PCIE_CFGERRAERHEADERLOG22": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG22", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_12" }, "PCIE_BOT.PCIE_IMUX9_R_13->PCIE_CFGERRAERHEADERLOG18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_13" }, "PCIE_BOT.PCIE_IMUX9_R_14->PCIE_CFGERRAERHEADERLOG14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_14" }, "PCIE_BOT.PCIE_IMUX9_R_15->PCIE_CFGERRCORN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRCORN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_15" }, "PCIE_BOT.PCIE_IMUX9_R_16->PCIE_CFGERRCPLABORTN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRCPLABORTN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_16" }, "PCIE_BOT.PCIE_IMUX9_R_17->PCIE_TRNTD47": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD47", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_17" }, "PCIE_BOT.PCIE_IMUX9_R_18->PCIE_TRNTD1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_18" }, "PCIE_BOT.PCIE_IMUX9_R_19->PCIE_TRNTD5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX9_R_19" }, "PCIE_BOT.PCIE_IMUX10_L_0->PCIE_PLDIRECTEDLTSSMNEW1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLTSSMNEW1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_0" }, "PCIE_BOT.PCIE_IMUX10_L_1->PCIE_CFGPMFORCESTATEENN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPMFORCESTATEENN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_1" }, "PCIE_BOT.PCIE_IMUX10_L_2->PCIE_CFGPMTURNOFFOKN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPMTURNOFFOKN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_2" }, "PCIE_BOT.PCIE_IMUX10_L_3->PCIE_CFGPCIECAPINTERRUPTMSGNUM2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPCIECAPINTERRUPTMSGNUM2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_3" }, "PCIE_BOT.PCIE_IMUX10_L_4->PCIE_CFGFORCEMPS0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGFORCEMPS0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_4" }, "PCIE_BOT.PCIE_IMUX10_L_5->PCIE_CFGFORCEEXTENDEDSYNCON": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGFORCEEXTENDEDSYNCON", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_5" }, "PCIE_BOT.PCIE_IMUX10_L_6->PCIE_CFGDSN3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_6" }, "PCIE_BOT.PCIE_IMUX10_L_7->PCIE_CFGDSN7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_7" }, "PCIE_BOT.PCIE_IMUX10_L_8->PCIE_CFGDSN11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_8" }, "PCIE_BOT.PCIE_IMUX10_L_9->PCIE_CFGDSN15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_9" }, "PCIE_BOT.PCIE_IMUX10_L_10->PCIE_CFGDSN19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_10" }, "PCIE_BOT.PCIE_IMUX10_L_11->PCIE_CFGDSN23": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN23", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_11" }, "PCIE_BOT.PCIE_IMUX10_L_12->PCIE_CFGDSN27": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN27", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_12" }, "PCIE_BOT.PCIE_IMUX10_L_13->PCIE_CFGDSN31": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN31", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_13" }, "PCIE_BOT.PCIE_IMUX10_L_14->PCIE_CFGDSN35": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN35", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_14" }, "PCIE_BOT.PCIE_IMUX10_L_15->PCIE_CFGDSN39": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN39", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_15" }, "PCIE_BOT.PCIE_IMUX10_L_16->PCIE_CFGDSN43": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN43", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_16" }, "PCIE_BOT.PCIE_IMUX10_L_17->PCIE_CFGDSN47": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN47", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_17" }, "PCIE_BOT.PCIE_IMUX10_L_18->PCIE_CFGDSN51": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN51", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_18" }, "PCIE_BOT.PCIE_IMUX10_L_19->PCIE_CFGDSN55": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN55", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_L_19" }, "PCIE_BOT.PCIE_IMUX10_R_0->PCIE_TRNTD89": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD89", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_0" }, "PCIE_BOT.PCIE_IMUX10_R_1->PCIE_TRNTD85": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD85", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_1" }, "PCIE_BOT.PCIE_IMUX10_R_2->PCIE_TRNTD81": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD81", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_2" }, "PCIE_BOT.PCIE_IMUX10_R_3->PCIE_CFGMGMTDI4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_3" }, "PCIE_BOT.PCIE_IMUX10_R_4->PCIE_CFGERRAERHEADERLOG56": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG56", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_4" }, "PCIE_BOT.PCIE_IMUX10_R_5->PCIE_CFGMGMTDI14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_5" }, "PCIE_BOT.PCIE_IMUX10_R_6->PCIE_CFGMGMTDI16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_6" }, "PCIE_BOT.PCIE_IMUX10_R_7->PCIE_CFGMGMTDI19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_7" }, "PCIE_BOT.PCIE_IMUX10_R_8->PCIE_CFGERRAERHEADERLOG39": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG39", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_8" }, "PCIE_BOT.PCIE_IMUX10_R_9->PCIE_CFGMGMTDI30": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI30", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_9" }, "PCIE_BOT.PCIE_IMUX10_R_10->PCIE_CFGERRAERHEADERLOG31": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG31", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_10" }, "PCIE_BOT.PCIE_IMUX10_R_11->PCIE_CFGERRAERHEADERLOG27": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG27", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_11" }, "PCIE_BOT.PCIE_IMUX10_R_12->PCIE_CFGERRAERHEADERLOG23": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG23", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_12" }, "PCIE_BOT.PCIE_IMUX10_R_13->PCIE_CFGERRAERHEADERLOG19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_13" }, "PCIE_BOT.PCIE_IMUX10_R_14->PCIE_CFGERRAERHEADERLOG15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_14" }, "PCIE_BOT.PCIE_IMUX10_R_15->PCIE_CFGERRURN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRURN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_15" }, "PCIE_BOT.PCIE_IMUX10_R_16->PCIE_CFGERRCPLUNEXPECTN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRCPLUNEXPECTN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_16" }, "PCIE_BOT.PCIE_IMUX10_R_17->PCIE_TRNTD48": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD48", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_17" }, "PCIE_BOT.PCIE_IMUX10_R_18->PCIE_TRNTD2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_18" }, "PCIE_BOT.PCIE_IMUX10_R_19->PCIE_TRNTD6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX10_R_19" }, "PCIE_BOT.PCIE_IMUX11_L_0->PCIE_PLDIRECTEDLTSSMNEW2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLTSSMNEW2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_0" }, "PCIE_BOT.PCIE_IMUX11_L_1->PCIE_CFGPMFORCESTATE0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPMFORCESTATE0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_1" }, "PCIE_BOT.PCIE_IMUX11_L_2->PCIE_CFGPMSENDPMETON": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPMSENDPMETON", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_2" }, "PCIE_BOT.PCIE_IMUX11_L_3->PCIE_CFGPCIECAPINTERRUPTMSGNUM3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPCIECAPINTERRUPTMSGNUM3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_3" }, "PCIE_BOT.PCIE_IMUX11_L_4->PCIE_CFGFORCEMPS1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGFORCEMPS1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_4" }, "PCIE_BOT.PCIE_IMUX11_L_5->PCIE_CFGDSN0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_5" }, "PCIE_BOT.PCIE_IMUX11_L_6->PCIE_CFGDSN4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_6" }, "PCIE_BOT.PCIE_IMUX11_L_7->PCIE_CFGDSN8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_7" }, "PCIE_BOT.PCIE_IMUX11_L_8->PCIE_CFGDSN12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_8" }, "PCIE_BOT.PCIE_IMUX11_L_9->PCIE_CFGDSN16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_9" }, "PCIE_BOT.PCIE_IMUX11_L_10->PCIE_CFGDSN20": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN20", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_10" }, "PCIE_BOT.PCIE_IMUX11_L_11->PCIE_CFGDSN24": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN24", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_11" }, "PCIE_BOT.PCIE_IMUX11_L_12->PCIE_CFGDSN28": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN28", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_12" }, "PCIE_BOT.PCIE_IMUX11_L_13->PCIE_CFGDSN32": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN32", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_13" }, "PCIE_BOT.PCIE_IMUX11_L_14->PCIE_CFGDSN36": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN36", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_14" }, "PCIE_BOT.PCIE_IMUX11_L_15->PCIE_CFGDSN40": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN40", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_15" }, "PCIE_BOT.PCIE_IMUX11_L_16->PCIE_CFGDSN44": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN44", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_16" }, "PCIE_BOT.PCIE_IMUX11_L_17->PCIE_CFGDSN48": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN48", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_17" }, "PCIE_BOT.PCIE_IMUX11_L_18->PCIE_CFGDSN52": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN52", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_18" }, "PCIE_BOT.PCIE_IMUX11_L_19->PCIE_CFGDSN56": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSN56", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_L_19" }, "PCIE_BOT.PCIE_IMUX11_R_0->PCIE_TRNTD90": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD90", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_0" }, "PCIE_BOT.PCIE_IMUX11_R_1->PCIE_TRNTD86": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD86", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_1" }, "PCIE_BOT.PCIE_IMUX11_R_2->PCIE_TRNTD82": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD82", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_2" }, "PCIE_BOT.PCIE_IMUX11_R_3->PCIE_CFGMGMTDI5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_3" }, "PCIE_BOT.PCIE_IMUX11_R_4->PCIE_CFGERRAERHEADERLOG57": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG57", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_4" }, "PCIE_BOT.PCIE_IMUX11_R_5->PCIE_CFGERRAERHEADERLOG50": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG50", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_5" }, "PCIE_BOT.PCIE_IMUX11_R_6->PCIE_CFGMGMTDI17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_6" }, "PCIE_BOT.PCIE_IMUX11_R_7->PCIE_CFGMGMTDI20": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI20", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_7" }, "PCIE_BOT.PCIE_IMUX11_R_8->PCIE_CFGERRAERHEADERLOG40": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG40", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_8" }, "PCIE_BOT.PCIE_IMUX11_R_9->PCIE_CFGERRAERHEADERLOG34": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG34", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_9" }, "PCIE_BOT.PCIE_IMUX11_R_10->PCIE_CFGERRAERHEADERLOG32": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG32", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_10" }, "PCIE_BOT.PCIE_IMUX11_R_11->PCIE_CFGERRAERHEADERLOG28": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG28", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_11" }, "PCIE_BOT.PCIE_IMUX11_R_12->PCIE_CFGERRAERHEADERLOG24": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG24", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_12" }, "PCIE_BOT.PCIE_IMUX11_R_13->PCIE_CFGERRAERHEADERLOG20": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG20", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_13" }, "PCIE_BOT.PCIE_IMUX11_R_14->PCIE_CFGERRAERHEADERLOG16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_14" }, "PCIE_BOT.PCIE_IMUX11_R_15->PCIE_CFGERRECRCN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRECRCN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_15" }, "PCIE_BOT.PCIE_IMUX11_R_16->PCIE_CFGERRPOISONEDN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRPOISONEDN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_16" }, "PCIE_BOT.PCIE_IMUX11_R_17->PCIE_TRNTD49": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD49", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_17" }, "PCIE_BOT.PCIE_IMUX11_R_18->PCIE_TRNTD3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_18" }, "PCIE_BOT.PCIE_IMUX11_R_19->PCIE_TRNTD7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX11_R_19" }, "PCIE_BOT.PCIE_IMUX12_L_0->PCIE_PLDIRECTEDLTSSMNEW3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDIRECTEDLTSSMNEW3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_0" }, "PCIE_BOT.PCIE_IMUX12_L_1->PCIE_CFGREVID0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGREVID0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_1" }, "PCIE_BOT.PCIE_IMUX12_L_2->PCIE_CFGREVID4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGREVID4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_2" }, "PCIE_BOT.PCIE_IMUX12_L_3->PCIE_CFGSUBSYSID0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_3" }, "PCIE_BOT.PCIE_IMUX12_L_5->PCIE_CFGSUBSYSID4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_5" }, "PCIE_BOT.PCIE_IMUX12_L_6->PCIE_CFGSUBSYSID6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_6" }, "PCIE_BOT.PCIE_IMUX12_L_7->PCIE_CFGSUBSYSID10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_7" }, "PCIE_BOT.PCIE_IMUX12_L_9->PCIE_CFGSUBSYSID14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_9" }, "PCIE_BOT.PCIE_IMUX12_L_10->PCIE_CFGSUBSYSVENDID0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_10" }, "PCIE_BOT.PCIE_IMUX12_L_11->PCIE_CFGSUBSYSVENDID4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_11" }, "PCIE_BOT.PCIE_IMUX12_L_12->PCIE_CFGSUBSYSVENDID8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_12" }, "PCIE_BOT.PCIE_IMUX12_L_13->PCIE_CFGSUBSYSVENDID12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_13" }, "PCIE_BOT.PCIE_IMUX12_L_14->PCIE_CFGAERINTERRUPTMSGNUM0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGAERINTERRUPTMSGNUM0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_14" }, "PCIE_BOT.PCIE_IMUX12_L_16->PCIE_CFGAERINTERRUPTMSGNUM4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGAERINTERRUPTMSGNUM4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_16" }, "PCIE_BOT.PCIE_IMUX12_L_17->PCIE_DRPWE": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_DRPWE", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_17" }, "PCIE_BOT.PCIE_IMUX12_L_18->PCIE_DRPADDR3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_DRPADDR3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_L_18" }, "PCIE_BOT.PCIE_IMUX12_R_0->PCIE_CFGERRAERHEADERLOG70": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG70", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_0" }, "PCIE_BOT.PCIE_IMUX12_R_1->PCIE_CFGERRAERHEADERLOG66": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG66", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_1" }, "PCIE_BOT.PCIE_IMUX12_R_2->PCIE_PLTRANSMITHOTRST": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLTRANSMITHOTRST", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_2" }, "PCIE_BOT.PCIE_IMUX12_R_3->PCIE_CFGMGMTDI6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_3" }, "PCIE_BOT.PCIE_IMUX12_R_5->PCIE_CFGERRAERHEADERLOG51": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG51", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_5" }, "PCIE_BOT.PCIE_IMUX12_R_6->PCIE_CFGMGMTDI18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_6" }, "PCIE_BOT.PCIE_IMUX12_R_7->PCIE_CFGMGMTDI21": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI21", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_7" }, "PCIE_BOT.PCIE_IMUX12_R_8->PCIE_CFGERRAERHEADERLOG41": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG41", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_8" }, "PCIE_BOT.PCIE_IMUX12_R_9->PCIE_CFGERRAERHEADERLOG35": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG35", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_9" }, "PCIE_BOT.PCIE_IMUX12_R_10->PCIE_CFGERRAERHEADERLOG33": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG33", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_10" }, "PCIE_BOT.PCIE_IMUX12_R_11->PCIE_CFGERRAERHEADERLOG29": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG29", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_11" }, "PCIE_BOT.PCIE_IMUX12_R_12->PCIE_CFGERRAERHEADERLOG25": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG25", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_12" }, "PCIE_BOT.PCIE_IMUX12_R_13->PCIE_CFGERRAERHEADERLOG21": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG21", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_13" }, "PCIE_BOT.PCIE_IMUX12_R_14->PCIE_CFGERRAERHEADERLOG17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_14" }, "PCIE_BOT.PCIE_IMUX12_R_15->PCIE_CFGERRCPLTIMEOUTN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRCPLTIMEOUTN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_15" }, "PCIE_BOT.PCIE_IMUX12_R_16->PCIE_CFGERRACSN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRACSN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_16" }, "PCIE_BOT.PCIE_IMUX12_R_18->PCIE_TRNTD42": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD42", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX12_R_18" }, "PCIE_BOT.PCIE_IMUX13_L_0->PCIE_CFGERRAERHEADERLOG74": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG74", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_0" }, "PCIE_BOT.PCIE_IMUX13_L_1->PCIE_CFGREVID1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGREVID1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_1" }, "PCIE_BOT.PCIE_IMUX13_L_2->PCIE_CFGREVID5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGREVID5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_2" }, "PCIE_BOT.PCIE_IMUX13_L_3->PCIE_CFGSUBSYSID1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_3" }, "PCIE_BOT.PCIE_IMUX13_L_5->PCIE_CFGSUBSYSID5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_5" }, "PCIE_BOT.PCIE_IMUX13_L_6->PCIE_CFGSUBSYSID7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_6" }, "PCIE_BOT.PCIE_IMUX13_L_7->PCIE_CFGSUBSYSID11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_7" }, "PCIE_BOT.PCIE_IMUX13_L_9->PCIE_CFGSUBSYSID15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_9" }, "PCIE_BOT.PCIE_IMUX13_L_10->PCIE_CFGSUBSYSVENDID1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_10" }, "PCIE_BOT.PCIE_IMUX13_L_11->PCIE_CFGSUBSYSVENDID5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_11" }, "PCIE_BOT.PCIE_IMUX13_L_12->PCIE_CFGSUBSYSVENDID9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_12" }, "PCIE_BOT.PCIE_IMUX13_L_13->PCIE_CFGSUBSYSVENDID13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_13" }, "PCIE_BOT.PCIE_IMUX13_L_14->PCIE_CFGAERINTERRUPTMSGNUM1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGAERINTERRUPTMSGNUM1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_14" }, "PCIE_BOT.PCIE_IMUX13_L_16->PCIE_DRPEN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_DRPEN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_16" }, "PCIE_BOT.PCIE_IMUX13_L_17->PCIE_DRPADDR0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_DRPADDR0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_17" }, "PCIE_BOT.PCIE_IMUX13_L_18->PCIE_DRPADDR4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_DRPADDR4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_L_18" }, "PCIE_BOT.PCIE_IMUX13_R_0->PCIE_CFGERRAERHEADERLOG71": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG71", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_0" }, "PCIE_BOT.PCIE_IMUX13_R_1->PCIE_CFGERRAERHEADERLOG67": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG67", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_1" }, "PCIE_BOT.PCIE_IMUX13_R_2->PCIE_CFGMGMTDI0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_2" }, "PCIE_BOT.PCIE_IMUX13_R_3->PCIE_CFGERRAERHEADERLOG58": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG58", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_3" }, "PCIE_BOT.PCIE_IMUX13_R_5->PCIE_CFGERRAERHEADERLOG52": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG52", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_5" }, "PCIE_BOT.PCIE_IMUX13_R_6->PCIE_CFGERRAERHEADERLOG46": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG46", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_6" }, "PCIE_BOT.PCIE_IMUX13_R_7->PCIE_CFGMGMTDI22": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI22", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_7" }, "PCIE_BOT.PCIE_IMUX13_R_9->PCIE_CFGERRAERHEADERLOG36": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG36", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_9" }, "PCIE_BOT.PCIE_IMUX13_R_10->PCIE_CFGDSBUSNUMBER7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSBUSNUMBER7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_10" }, "PCIE_BOT.PCIE_IMUX13_R_11->PCIE_CFGDSBUSNUMBER3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSBUSNUMBER3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_11" }, "PCIE_BOT.PCIE_IMUX13_R_12->PCIE_CFGINTERRUPTSTATN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGINTERRUPTSTATN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_12" }, "PCIE_BOT.PCIE_IMUX13_R_13->PCIE_CFGINTERRUPTDI5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGINTERRUPTDI5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_13" }, "PCIE_BOT.PCIE_IMUX13_R_14->PCIE_CFGINTERRUPTDI1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGINTERRUPTDI1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_14" }, "PCIE_BOT.PCIE_IMUX13_R_16->PCIE_CFGERRAERHEADERLOG12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_16" }, "PCIE_BOT.PCIE_IMUX13_R_17->PCIE_CFGERRATOMICEGRESSBLOCKEDN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRATOMICEGRESSBLOCKEDN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_17" }, "PCIE_BOT.PCIE_IMUX13_R_18->PCIE_TRNTD43": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD43", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX13_R_18" }, "PCIE_BOT.PCIE_IMUX14_L_0->PCIE_CFGERRAERHEADERLOG75": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG75", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_L_0" }, "PCIE_BOT.PCIE_IMUX14_L_1->PCIE_CFGREVID2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGREVID2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_L_1" }, "PCIE_BOT.PCIE_IMUX14_L_2->PCIE_CFGREVID6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGREVID6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_L_2" }, "PCIE_BOT.PCIE_IMUX14_L_3->PCIE_CFGSUBSYSID2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_L_3" }, "PCIE_BOT.PCIE_IMUX14_L_6->PCIE_CFGSUBSYSID8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_L_6" }, "PCIE_BOT.PCIE_IMUX14_L_7->PCIE_CFGSUBSYSID12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_L_7" }, "PCIE_BOT.PCIE_IMUX14_L_10->PCIE_CFGSUBSYSVENDID2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_L_10" }, "PCIE_BOT.PCIE_IMUX14_L_11->PCIE_CFGSUBSYSVENDID6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_L_11" }, "PCIE_BOT.PCIE_IMUX14_L_12->PCIE_CFGSUBSYSVENDID10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_L_12" }, "PCIE_BOT.PCIE_IMUX14_L_13->PCIE_CFGSUBSYSVENDID14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_L_13" }, "PCIE_BOT.PCIE_IMUX14_L_14->PCIE_CFGAERINTERRUPTMSGNUM2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGAERINTERRUPTMSGNUM2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_L_14" }, "PCIE_BOT.PCIE_IMUX14_L_17->PCIE_DRPADDR1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_DRPADDR1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_L_17" }, "PCIE_BOT.PCIE_IMUX14_L_18->PCIE_DRPADDR5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_DRPADDR5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_L_18" }, "PCIE_BOT.PCIE_IMUX14_R_0->PCIE_CFGERRAERHEADERLOG72": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG72", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_0" }, "PCIE_BOT.PCIE_IMUX14_R_1->PCIE_CFGERRAERHEADERLOG68": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG68", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_1" }, "PCIE_BOT.PCIE_IMUX14_R_2->PCIE_CFGMGMTDI1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_2" }, "PCIE_BOT.PCIE_IMUX14_R_3->PCIE_CFGERRAERHEADERLOG59": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG59", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_3" }, "PCIE_BOT.PCIE_IMUX14_R_5->PCIE_CFGERRAERHEADERLOG53": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG53", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_5" }, "PCIE_BOT.PCIE_IMUX14_R_6->PCIE_CFGERRAERHEADERLOG47": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG47", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_6" }, "PCIE_BOT.PCIE_IMUX14_R_7->PCIE_CFGERRAERHEADERLOG42": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG42", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_7" }, "PCIE_BOT.PCIE_IMUX14_R_9->PCIE_CFGERRAERHEADERLOG37": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG37", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_9" }, "PCIE_BOT.PCIE_IMUX14_R_10->PCIE_CFGDSDEVICENUMBER0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSDEVICENUMBER0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_10" }, "PCIE_BOT.PCIE_IMUX14_R_11->PCIE_CFGDSBUSNUMBER4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSBUSNUMBER4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_11" }, "PCIE_BOT.PCIE_IMUX14_R_12->PCIE_CFGDSBUSNUMBER0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSBUSNUMBER0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_12" }, "PCIE_BOT.PCIE_IMUX14_R_13->PCIE_CFGINTERRUPTDI6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGINTERRUPTDI6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_13" }, "PCIE_BOT.PCIE_IMUX14_R_14->PCIE_CFGINTERRUPTDI2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGINTERRUPTDI2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_14" }, "PCIE_BOT.PCIE_IMUX14_R_16->PCIE_CFGERRAERHEADERLOG13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_16" }, "PCIE_BOT.PCIE_IMUX14_R_17->PCIE_CFGERRMCBLOCKEDN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRMCBLOCKEDN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_17" }, "PCIE_BOT.PCIE_IMUX14_R_18->PCIE_TRNTD44": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD44", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX14_R_18" }, "PCIE_BOT.PCIE_IMUX15_L_0->PCIE_CFGERRAERHEADERLOG76": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG76", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_L_0" }, "PCIE_BOT.PCIE_IMUX15_L_1->PCIE_CFGREVID3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGREVID3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_L_1" }, "PCIE_BOT.PCIE_IMUX15_L_2->PCIE_CFGREVID7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGREVID7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_L_2" }, "PCIE_BOT.PCIE_IMUX15_L_3->PCIE_CFGSUBSYSID3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_L_3" }, "PCIE_BOT.PCIE_IMUX15_L_6->PCIE_CFGSUBSYSID9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_L_6" }, "PCIE_BOT.PCIE_IMUX15_L_7->PCIE_CFGSUBSYSID13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSID13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_L_7" }, "PCIE_BOT.PCIE_IMUX15_L_10->PCIE_CFGSUBSYSVENDID3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_L_10" }, "PCIE_BOT.PCIE_IMUX15_L_11->PCIE_CFGSUBSYSVENDID7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_L_11" }, "PCIE_BOT.PCIE_IMUX15_L_12->PCIE_CFGSUBSYSVENDID11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_L_12" }, "PCIE_BOT.PCIE_IMUX15_L_13->PCIE_CFGSUBSYSVENDID15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGSUBSYSVENDID15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_L_13" }, "PCIE_BOT.PCIE_IMUX15_L_14->PCIE_CFGAERINTERRUPTMSGNUM3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGAERINTERRUPTMSGNUM3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_L_14" }, "PCIE_BOT.PCIE_IMUX15_L_17->PCIE_DRPADDR2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_DRPADDR2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_L_17" }, "PCIE_BOT.PCIE_IMUX15_L_18->PCIE_DRPADDR6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_DRPADDR6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_L_18" }, "PCIE_BOT.PCIE_IMUX15_R_0->PCIE_CFGERRAERHEADERLOG73": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG73", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_R_0" }, "PCIE_BOT.PCIE_IMUX15_R_1->PCIE_CFGERRAERHEADERLOG69": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG69", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_R_1" }, "PCIE_BOT.PCIE_IMUX15_R_2->PCIE_CFGMGMTDI2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGMGMTDI2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_R_2" }, "PCIE_BOT.PCIE_IMUX15_R_3->PCIE_CFGERRAERHEADERLOG60": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG60", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_R_3" }, "PCIE_BOT.PCIE_IMUX15_R_6->PCIE_CFGERRAERHEADERLOG48": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG48", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_R_6" }, "PCIE_BOT.PCIE_IMUX15_R_7->PCIE_CFGERRAERHEADERLOG43": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG43", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_R_7" }, "PCIE_BOT.PCIE_IMUX15_R_10->PCIE_CFGDSDEVICENUMBER1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSDEVICENUMBER1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_R_10" }, "PCIE_BOT.PCIE_IMUX15_R_11->PCIE_CFGDSBUSNUMBER5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSBUSNUMBER5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_R_11" }, "PCIE_BOT.PCIE_IMUX15_R_12->PCIE_CFGDSBUSNUMBER1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSBUSNUMBER1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_R_12" }, "PCIE_BOT.PCIE_IMUX15_R_13->PCIE_CFGINTERRUPTDI7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGINTERRUPTDI7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_R_13" }, "PCIE_BOT.PCIE_IMUX15_R_14->PCIE_CFGINTERRUPTDI3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGINTERRUPTDI3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_R_14" }, "PCIE_BOT.PCIE_IMUX15_R_17->PCIE_CFGERRINTERNALUNCORN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRINTERNALUNCORN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_R_17" }, "PCIE_BOT.PCIE_IMUX15_R_18->PCIE_TRNTD45": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_TRNTD45", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX15_R_18" }, "PCIE_BOT.PCIE_IMUX16_L_0->PCIE_CFGERRAERHEADERLOG77": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG77", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_L_0" }, "PCIE_BOT.PCIE_IMUX16_L_1->PCIE_PLDBGMODE1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDBGMODE1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_L_1" }, "PCIE_BOT.PCIE_IMUX16_L_4->PCIE_PIPERX3CHARISK1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3CHARISK1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_L_4" }, "PCIE_BOT.PCIE_IMUX16_L_6->PCIE_PIPERX3CHARISK0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3CHARISK0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_L_6" }, "PCIE_BOT.PCIE_IMUX16_L_8->PCIE_PIPERX1CHARISK1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1CHARISK1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_L_8" }, "PCIE_BOT.PCIE_IMUX16_L_10->PCIE_PIPERX1CHARISK0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1CHARISK0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_L_10" }, "PCIE_BOT.PCIE_IMUX16_L_15->PCIE_PIPERX2CHARISK1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2CHARISK1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_L_15" }, "PCIE_BOT.PCIE_IMUX16_L_17->PCIE_PIPERX2CHARISK0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2CHARISK0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_L_17" }, "PCIE_BOT.PCIE_IMUX16_L_19->PCIE_PIPERX0CHARISK1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX0CHARISK1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_L_19" }, "PCIE_BOT.PCIE_IMUX16_R_0->PCIE_CFGPORTNUMBER0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPORTNUMBER0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_0" }, "PCIE_BOT.PCIE_IMUX16_R_1->PCIE_CFGDSDEVICENUMBER4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSDEVICENUMBER4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_1" }, "PCIE_BOT.PCIE_IMUX16_R_2->PCIE_CFGERRAERHEADERLOG62": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG62", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_2" }, "PCIE_BOT.PCIE_IMUX16_R_3->PCIE_CFGERRAERHEADERLOG61": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG61", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_3" }, "PCIE_BOT.PCIE_IMUX16_R_4->PCIE_PIPERX7CHARISK1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7CHARISK1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_4" }, "PCIE_BOT.PCIE_IMUX16_R_6->PCIE_PIPERX7CHARISK0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7CHARISK0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_6" }, "PCIE_BOT.PCIE_IMUX16_R_7->PCIE_CFGERRAERHEADERLOG44": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG44", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_7" }, "PCIE_BOT.PCIE_IMUX16_R_8->PCIE_PIPERX5CHARISK1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5CHARISK1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_8" }, "PCIE_BOT.PCIE_IMUX16_R_10->PCIE_PIPERX5CHARISK0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5CHARISK0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_10" }, "PCIE_BOT.PCIE_IMUX16_R_11->PCIE_CFGDSBUSNUMBER6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSBUSNUMBER6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_11" }, "PCIE_BOT.PCIE_IMUX16_R_12->PCIE_CFGDSBUSNUMBER2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSBUSNUMBER2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_12" }, "PCIE_BOT.PCIE_IMUX16_R_13->PCIE_CFGINTERRUPTASSERTN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGINTERRUPTASSERTN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_13" }, "PCIE_BOT.PCIE_IMUX16_R_14->PCIE_CFGINTERRUPTDI4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGINTERRUPTDI4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_14" }, "PCIE_BOT.PCIE_IMUX16_R_15->PCIE_PIPERX6CHARISK1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6CHARISK1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_15" }, "PCIE_BOT.PCIE_IMUX16_R_17->PCIE_PIPERX6CHARISK0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6CHARISK0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_17" }, "PCIE_BOT.PCIE_IMUX16_R_19->PCIE_PIPERX4CHARISK1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX4CHARISK1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX16_R_19" }, "PCIE_BOT.PCIE_IMUX17_L_0->PCIE_CFGPORTNUMBER4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPORTNUMBER4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_L_0" }, "PCIE_BOT.PCIE_IMUX17_L_1->PCIE_PLDBGMODE2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDBGMODE2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_L_1" }, "PCIE_BOT.PCIE_IMUX17_R_0->PCIE_CFGPORTNUMBER1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPORTNUMBER1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_R_0" }, "PCIE_BOT.PCIE_IMUX17_R_1->PCIE_CFGDSFUNCTIONNUMBER0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSFUNCTIONNUMBER0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_R_1" }, "PCIE_BOT.PCIE_IMUX17_R_2->PCIE_CFGERRAERHEADERLOG63": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG63", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_R_2" }, "PCIE_BOT.PCIE_IMUX17_R_6->PCIE_CFGERRAERHEADERLOG49": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG49", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_R_6" }, "PCIE_BOT.PCIE_IMUX17_R_7->PCIE_CFGERRAERHEADERLOG45": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG45", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_R_7" }, "PCIE_BOT.PCIE_IMUX17_R_10->PCIE_CFGDSDEVICENUMBER2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSDEVICENUMBER2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_R_10" }, "PCIE_BOT.PCIE_IMUX17_R_11->PCIE_CFGVENDID10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_R_11" }, "PCIE_BOT.PCIE_IMUX17_R_12->PCIE_CFGVENDID6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_R_12" }, "PCIE_BOT.PCIE_IMUX17_R_13->PCIE_CFGVENDID2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_R_13" }, "PCIE_BOT.PCIE_IMUX17_R_14->PCIE_CFGVENDID1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_R_14" }, "PCIE_BOT.PCIE_IMUX17_R_17->PCIE_CFGERRINTERNALCORN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRINTERNALCORN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_R_17" }, "PCIE_BOT.PCIE_IMUX17_R_18->PCIE_CFGERRPOSTEDN": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRPOSTEDN", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX17_R_18" }, "PCIE_BOT.PCIE_IMUX18_L_0->PCIE_CFGPORTNUMBER5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPORTNUMBER5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX18_L_0" }, "PCIE_BOT.PCIE_IMUX18_R_0->PCIE_CFGPORTNUMBER2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPORTNUMBER2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX18_R_0" }, "PCIE_BOT.PCIE_IMUX18_R_1->PCIE_CFGDSFUNCTIONNUMBER1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSFUNCTIONNUMBER1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX18_R_1" }, "PCIE_BOT.PCIE_IMUX18_R_2->PCIE_CFGERRAERHEADERLOG64": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG64", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX18_R_2" }, "PCIE_BOT.PCIE_IMUX18_R_11->PCIE_CFGVENDID11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX18_R_11" }, "PCIE_BOT.PCIE_IMUX18_R_12->PCIE_CFGVENDID7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX18_R_12" }, "PCIE_BOT.PCIE_IMUX18_R_13->PCIE_CFGVENDID3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX18_R_13" }, "PCIE_BOT.PCIE_IMUX19_L_0->PCIE_CFGPORTNUMBER6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPORTNUMBER6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX19_L_0" }, "PCIE_BOT.PCIE_IMUX19_R_0->PCIE_CFGPORTNUMBER3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPORTNUMBER3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX19_R_0" }, "PCIE_BOT.PCIE_IMUX19_R_1->PCIE_CFGDSFUNCTIONNUMBER2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSFUNCTIONNUMBER2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX19_R_1" }, "PCIE_BOT.PCIE_IMUX19_R_2->PCIE_CFGERRAERHEADERLOG65": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGERRAERHEADERLOG65", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX19_R_2" }, "PCIE_BOT.PCIE_IMUX19_R_11->PCIE_CFGVENDID12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX19_R_11" }, "PCIE_BOT.PCIE_IMUX19_R_12->PCIE_CFGVENDID8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX19_R_12" }, "PCIE_BOT.PCIE_IMUX19_R_13->PCIE_CFGVENDID4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX19_R_13" }, "PCIE_BOT.PCIE_IMUX20_L_0->PCIE_CFGPORTNUMBER7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGPORTNUMBER7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX20_L_0" }, "PCIE_BOT.PCIE_IMUX20_R_0->PCIE_CFGVENDID15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX20_R_0" }, "PCIE_BOT.PCIE_IMUX20_R_1->PCIE_CFGVENDID14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX20_R_1" }, "PCIE_BOT.PCIE_IMUX20_R_2->PCIE_CFGDSDEVICENUMBER3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGDSDEVICENUMBER3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX20_R_2" }, "PCIE_BOT.PCIE_IMUX20_R_11->PCIE_CFGVENDID13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX20_R_11" }, "PCIE_BOT.PCIE_IMUX20_R_12->PCIE_CFGVENDID9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX20_R_12" }, "PCIE_BOT.PCIE_IMUX20_R_13->PCIE_CFGVENDID5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_CFGVENDID5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX20_R_13" }, "PCIE_BOT.PCIE_IMUX21_R_11->PCIE_PLDBGMODE0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PLDBGMODE0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX21_R_11" }, "PCIE_BOT.PCIE_IMUX21_R_12->PCIE_DBGSUBMODE": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_DBGSUBMODE", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX21_R_12" }, "PCIE_BOT.PCIE_IMUX21_R_13->PCIE_DBGMODE1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_DBGMODE1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX21_R_13" }, "PCIE_BOT.PCIE_IMUX32_L_4->PCIE_PIPERX3DATA11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_L_4" }, "PCIE_BOT.PCIE_IMUX32_L_6->PCIE_PIPERX3DATA3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_L_6" }, "PCIE_BOT.PCIE_IMUX32_L_8->PCIE_PIPERX1DATA11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_L_8" }, "PCIE_BOT.PCIE_IMUX32_L_10->PCIE_PIPERX1DATA3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_L_10" }, "PCIE_BOT.PCIE_IMUX32_L_15->PCIE_PIPERX2DATA11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_L_15" }, "PCIE_BOT.PCIE_IMUX32_L_17->PCIE_PIPERX2DATA3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_L_17" }, "PCIE_BOT.PCIE_IMUX32_L_19->PCIE_PIPERX0DATA11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX0DATA11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_L_19" }, "PCIE_BOT.PCIE_IMUX32_R_4->PCIE_PIPERX7DATA11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_R_4" }, "PCIE_BOT.PCIE_IMUX32_R_6->PCIE_PIPERX7DATA3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_R_6" }, "PCIE_BOT.PCIE_IMUX32_R_8->PCIE_PIPERX5DATA11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_R_8" }, "PCIE_BOT.PCIE_IMUX32_R_10->PCIE_PIPERX5DATA3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_R_10" }, "PCIE_BOT.PCIE_IMUX32_R_15->PCIE_PIPERX6DATA11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_R_15" }, "PCIE_BOT.PCIE_IMUX32_R_17->PCIE_PIPERX6DATA3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_R_17" }, "PCIE_BOT.PCIE_IMUX32_R_19->PCIE_PIPERX4DATA11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX4DATA11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX32_R_19" }, "PCIE_BOT.PCIE_IMUX33_L_4->PCIE_PIPERX3DATA10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_L_4" }, "PCIE_BOT.PCIE_IMUX33_L_5->PCIE_PIPERX3CHANISALIGNED": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3CHANISALIGNED", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_L_5" }, "PCIE_BOT.PCIE_IMUX33_L_6->PCIE_PIPERX3DATA2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_L_6" }, "PCIE_BOT.PCIE_IMUX33_L_8->PCIE_PIPERX1DATA10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_L_8" }, "PCIE_BOT.PCIE_IMUX33_L_9->PCIE_PIPERX1CHANISALIGNED": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1CHANISALIGNED", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_L_9" }, "PCIE_BOT.PCIE_IMUX33_L_10->PCIE_PIPERX1DATA2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_L_10" }, "PCIE_BOT.PCIE_IMUX33_L_15->PCIE_PIPERX2DATA10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_L_15" }, "PCIE_BOT.PCIE_IMUX33_L_16->PCIE_PIPERX2CHANISALIGNED": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2CHANISALIGNED", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_L_16" }, "PCIE_BOT.PCIE_IMUX33_L_17->PCIE_PIPERX2DATA2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_L_17" }, "PCIE_BOT.PCIE_IMUX33_L_19->PCIE_PIPERX0DATA10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX0DATA10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_L_19" }, "PCIE_BOT.PCIE_IMUX33_R_4->PCIE_PIPERX7DATA10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_R_4" }, "PCIE_BOT.PCIE_IMUX33_R_5->PCIE_PIPERX7CHANISALIGNED": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7CHANISALIGNED", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_R_5" }, "PCIE_BOT.PCIE_IMUX33_R_6->PCIE_PIPERX7DATA2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_R_6" }, "PCIE_BOT.PCIE_IMUX33_R_8->PCIE_PIPERX5DATA10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_R_8" }, "PCIE_BOT.PCIE_IMUX33_R_9->PCIE_PIPERX5CHANISALIGNED": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5CHANISALIGNED", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_R_9" }, "PCIE_BOT.PCIE_IMUX33_R_10->PCIE_PIPERX5DATA2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_R_10" }, "PCIE_BOT.PCIE_IMUX33_R_15->PCIE_PIPERX6DATA10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_R_15" }, "PCIE_BOT.PCIE_IMUX33_R_16->PCIE_PIPERX6CHANISALIGNED": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6CHANISALIGNED", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_R_16" }, "PCIE_BOT.PCIE_IMUX33_R_17->PCIE_PIPERX6DATA2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_R_17" }, "PCIE_BOT.PCIE_IMUX33_R_19->PCIE_PIPERX4DATA10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX4DATA10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX33_R_19" }, "PCIE_BOT.PCIE_IMUX34_L_3->PCIE_PIPERX3DATA15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_L_3" }, "PCIE_BOT.PCIE_IMUX34_L_4->PCIE_PIPERX3ELECIDLE": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3ELECIDLE", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_L_4" }, "PCIE_BOT.PCIE_IMUX34_L_5->PCIE_PIPERX3DATA7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_L_5" }, "PCIE_BOT.PCIE_IMUX34_L_7->PCIE_PIPERX1DATA15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_L_7" }, "PCIE_BOT.PCIE_IMUX34_L_8->PCIE_PIPERX1ELECIDLE": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1ELECIDLE", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_L_8" }, "PCIE_BOT.PCIE_IMUX34_L_9->PCIE_PIPERX1DATA7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_L_9" }, "PCIE_BOT.PCIE_IMUX34_L_14->PCIE_PIPERX2DATA15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_L_14" }, "PCIE_BOT.PCIE_IMUX34_L_15->PCIE_PIPERX2ELECIDLE": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2ELECIDLE", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_L_15" }, "PCIE_BOT.PCIE_IMUX34_L_16->PCIE_PIPERX2DATA7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_L_16" }, "PCIE_BOT.PCIE_IMUX34_L_18->PCIE_PIPERX0DATA15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX0DATA15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_L_18" }, "PCIE_BOT.PCIE_IMUX34_L_19->PCIE_PIPERX0ELECIDLE": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX0ELECIDLE", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_L_19" }, "PCIE_BOT.PCIE_IMUX34_R_3->PCIE_PIPERX7DATA15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_R_3" }, "PCIE_BOT.PCIE_IMUX34_R_4->PCIE_PIPERX7ELECIDLE": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7ELECIDLE", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_R_4" }, "PCIE_BOT.PCIE_IMUX34_R_5->PCIE_PIPERX7DATA7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_R_5" }, "PCIE_BOT.PCIE_IMUX34_R_7->PCIE_PIPERX5DATA15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_R_7" }, "PCIE_BOT.PCIE_IMUX34_R_8->PCIE_PIPERX5ELECIDLE": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5ELECIDLE", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_R_8" }, "PCIE_BOT.PCIE_IMUX34_R_9->PCIE_PIPERX5DATA7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_R_9" }, "PCIE_BOT.PCIE_IMUX34_R_14->PCIE_PIPERX6DATA15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_R_14" }, "PCIE_BOT.PCIE_IMUX34_R_15->PCIE_PIPERX6ELECIDLE": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6ELECIDLE", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_R_15" }, "PCIE_BOT.PCIE_IMUX34_R_16->PCIE_PIPERX6DATA7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_R_16" }, "PCIE_BOT.PCIE_IMUX34_R_18->PCIE_PIPERX4DATA15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX4DATA15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_R_18" }, "PCIE_BOT.PCIE_IMUX34_R_19->PCIE_PIPERX4ELECIDLE": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX4ELECIDLE", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX34_R_19" }, "PCIE_BOT.PCIE_IMUX35_L_3->PCIE_PIPERX3DATA14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_L_3" }, "PCIE_BOT.PCIE_IMUX35_L_4->PCIE_PIPERX3STATUS2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3STATUS2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_L_4" }, "PCIE_BOT.PCIE_IMUX35_L_5->PCIE_PIPERX3DATA6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_L_5" }, "PCIE_BOT.PCIE_IMUX35_L_7->PCIE_PIPERX1DATA14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_L_7" }, "PCIE_BOT.PCIE_IMUX35_L_8->PCIE_PIPERX1STATUS2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1STATUS2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_L_8" }, "PCIE_BOT.PCIE_IMUX35_L_9->PCIE_PIPERX1DATA6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_L_9" }, "PCIE_BOT.PCIE_IMUX35_L_14->PCIE_PIPERX2DATA14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_L_14" }, "PCIE_BOT.PCIE_IMUX35_L_15->PCIE_PIPERX2STATUS2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2STATUS2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_L_15" }, "PCIE_BOT.PCIE_IMUX35_L_16->PCIE_PIPERX2DATA6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_L_16" }, "PCIE_BOT.PCIE_IMUX35_L_18->PCIE_PIPERX0DATA14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX0DATA14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_L_18" }, "PCIE_BOT.PCIE_IMUX35_L_19->PCIE_PIPERX0STATUS2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX0STATUS2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_L_19" }, "PCIE_BOT.PCIE_IMUX35_R_3->PCIE_PIPERX7DATA14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_R_3" }, "PCIE_BOT.PCIE_IMUX35_R_4->PCIE_PIPERX7STATUS2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7STATUS2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_R_4" }, "PCIE_BOT.PCIE_IMUX35_R_5->PCIE_PIPERX7DATA6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_R_5" }, "PCIE_BOT.PCIE_IMUX35_R_7->PCIE_PIPERX5DATA14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_R_7" }, "PCIE_BOT.PCIE_IMUX35_R_8->PCIE_PIPERX5STATUS2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5STATUS2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_R_8" }, "PCIE_BOT.PCIE_IMUX35_R_9->PCIE_PIPERX5DATA6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_R_9" }, "PCIE_BOT.PCIE_IMUX35_R_14->PCIE_PIPERX6DATA14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_R_14" }, "PCIE_BOT.PCIE_IMUX35_R_15->PCIE_PIPERX6STATUS2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6STATUS2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_R_15" }, "PCIE_BOT.PCIE_IMUX35_R_16->PCIE_PIPERX6DATA6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_R_16" }, "PCIE_BOT.PCIE_IMUX35_R_18->PCIE_PIPERX4DATA14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX4DATA14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_R_18" }, "PCIE_BOT.PCIE_IMUX35_R_19->PCIE_PIPERX4STATUS2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX4STATUS2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX35_R_19" }, "PCIE_BOT.PCIE_IMUX36_L_4->PCIE_PIPERX3DATA9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_L_4" }, "PCIE_BOT.PCIE_IMUX36_L_5->PCIE_PIPERX3VALID": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3VALID", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_L_5" }, "PCIE_BOT.PCIE_IMUX36_L_6->PCIE_PIPERX3DATA1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_L_6" }, "PCIE_BOT.PCIE_IMUX36_L_8->PCIE_PIPERX1DATA9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_L_8" }, "PCIE_BOT.PCIE_IMUX36_L_9->PCIE_PIPERX1VALID": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1VALID", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_L_9" }, "PCIE_BOT.PCIE_IMUX36_L_10->PCIE_PIPERX1DATA1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_L_10" }, "PCIE_BOT.PCIE_IMUX36_L_15->PCIE_PIPERX2DATA9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_L_15" }, "PCIE_BOT.PCIE_IMUX36_L_16->PCIE_PIPERX2VALID": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2VALID", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_L_16" }, "PCIE_BOT.PCIE_IMUX36_L_17->PCIE_PIPERX2DATA1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_L_17" }, "PCIE_BOT.PCIE_IMUX36_L_19->PCIE_PIPERX0DATA9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX0DATA9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_L_19" }, "PCIE_BOT.PCIE_IMUX36_R_4->PCIE_PIPERX7DATA9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_R_4" }, "PCIE_BOT.PCIE_IMUX36_R_5->PCIE_PIPERX7VALID": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7VALID", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_R_5" }, "PCIE_BOT.PCIE_IMUX36_R_6->PCIE_PIPERX7DATA1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_R_6" }, "PCIE_BOT.PCIE_IMUX36_R_8->PCIE_PIPERX5DATA9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_R_8" }, "PCIE_BOT.PCIE_IMUX36_R_9->PCIE_PIPERX5VALID": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5VALID", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_R_9" }, "PCIE_BOT.PCIE_IMUX36_R_10->PCIE_PIPERX5DATA1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_R_10" }, "PCIE_BOT.PCIE_IMUX36_R_15->PCIE_PIPERX6DATA9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_R_15" }, "PCIE_BOT.PCIE_IMUX36_R_16->PCIE_PIPERX6VALID": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6VALID", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_R_16" }, "PCIE_BOT.PCIE_IMUX36_R_17->PCIE_PIPERX6DATA1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_R_17" }, "PCIE_BOT.PCIE_IMUX36_R_19->PCIE_PIPERX4DATA9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX4DATA9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX36_R_19" }, "PCIE_BOT.PCIE_IMUX37_L_4->PCIE_PIPERX3DATA8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_L_4" }, "PCIE_BOT.PCIE_IMUX37_L_5->PCIE_PIPERX3PHYSTATUS": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3PHYSTATUS", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_L_5" }, "PCIE_BOT.PCIE_IMUX37_L_6->PCIE_PIPERX3DATA0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_L_6" }, "PCIE_BOT.PCIE_IMUX37_L_8->PCIE_PIPERX1DATA8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_L_8" }, "PCIE_BOT.PCIE_IMUX37_L_9->PCIE_PIPERX1PHYSTATUS": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1PHYSTATUS", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_L_9" }, "PCIE_BOT.PCIE_IMUX37_L_10->PCIE_PIPERX1DATA0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_L_10" }, "PCIE_BOT.PCIE_IMUX37_L_15->PCIE_PIPERX2DATA8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_L_15" }, "PCIE_BOT.PCIE_IMUX37_L_16->PCIE_PIPERX2PHYSTATUS": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2PHYSTATUS", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_L_16" }, "PCIE_BOT.PCIE_IMUX37_L_17->PCIE_PIPERX2DATA0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_L_17" }, "PCIE_BOT.PCIE_IMUX37_L_19->PCIE_PIPERX0DATA8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX0DATA8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_L_19" }, "PCIE_BOT.PCIE_IMUX37_R_4->PCIE_PIPERX7DATA8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_R_4" }, "PCIE_BOT.PCIE_IMUX37_R_5->PCIE_PIPERX7PHYSTATUS": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7PHYSTATUS", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_R_5" }, "PCIE_BOT.PCIE_IMUX37_R_6->PCIE_PIPERX7DATA0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_R_6" }, "PCIE_BOT.PCIE_IMUX37_R_8->PCIE_PIPERX5DATA8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_R_8" }, "PCIE_BOT.PCIE_IMUX37_R_9->PCIE_PIPERX5PHYSTATUS": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5PHYSTATUS", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_R_9" }, "PCIE_BOT.PCIE_IMUX37_R_10->PCIE_PIPERX5DATA0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_R_10" }, "PCIE_BOT.PCIE_IMUX37_R_15->PCIE_PIPERX6DATA8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_R_15" }, "PCIE_BOT.PCIE_IMUX37_R_16->PCIE_PIPERX6PHYSTATUS": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6PHYSTATUS", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_R_16" }, "PCIE_BOT.PCIE_IMUX37_R_17->PCIE_PIPERX6DATA0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_R_17" }, "PCIE_BOT.PCIE_IMUX37_R_19->PCIE_PIPERX4DATA8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX4DATA8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX37_R_19" }, "PCIE_BOT.PCIE_IMUX38_L_3->PCIE_PIPERX3DATA13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_L_3" }, "PCIE_BOT.PCIE_IMUX38_L_4->PCIE_PIPERX3STATUS1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3STATUS1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_L_4" }, "PCIE_BOT.PCIE_IMUX38_L_5->PCIE_PIPERX3DATA5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_L_5" }, "PCIE_BOT.PCIE_IMUX38_L_7->PCIE_PIPERX1DATA13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_L_7" }, "PCIE_BOT.PCIE_IMUX38_L_8->PCIE_PIPERX1STATUS1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1STATUS1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_L_8" }, "PCIE_BOT.PCIE_IMUX38_L_9->PCIE_PIPERX1DATA5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_L_9" }, "PCIE_BOT.PCIE_IMUX38_L_14->PCIE_PIPERX2DATA13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_L_14" }, "PCIE_BOT.PCIE_IMUX38_L_15->PCIE_PIPERX2STATUS1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2STATUS1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_L_15" }, "PCIE_BOT.PCIE_IMUX38_L_16->PCIE_PIPERX2DATA5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_L_16" }, "PCIE_BOT.PCIE_IMUX38_L_18->PCIE_PIPERX0DATA13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX0DATA13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_L_18" }, "PCIE_BOT.PCIE_IMUX38_L_19->PCIE_PIPERX0STATUS1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX0STATUS1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_L_19" }, "PCIE_BOT.PCIE_IMUX38_R_3->PCIE_PIPERX7DATA13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_R_3" }, "PCIE_BOT.PCIE_IMUX38_R_4->PCIE_PIPERX7STATUS1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7STATUS1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_R_4" }, "PCIE_BOT.PCIE_IMUX38_R_5->PCIE_PIPERX7DATA5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_R_5" }, "PCIE_BOT.PCIE_IMUX38_R_7->PCIE_PIPERX5DATA13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_R_7" }, "PCIE_BOT.PCIE_IMUX38_R_8->PCIE_PIPERX5STATUS1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5STATUS1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_R_8" }, "PCIE_BOT.PCIE_IMUX38_R_9->PCIE_PIPERX5DATA5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_R_9" }, "PCIE_BOT.PCIE_IMUX38_R_14->PCIE_PIPERX6DATA13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_R_14" }, "PCIE_BOT.PCIE_IMUX38_R_15->PCIE_PIPERX6STATUS1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6STATUS1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_R_15" }, "PCIE_BOT.PCIE_IMUX38_R_16->PCIE_PIPERX6DATA5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_R_16" }, "PCIE_BOT.PCIE_IMUX38_R_18->PCIE_PIPERX4DATA13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX4DATA13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_R_18" }, "PCIE_BOT.PCIE_IMUX38_R_19->PCIE_PIPERX4STATUS1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX4STATUS1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX38_R_19" }, "PCIE_BOT.PCIE_IMUX39_L_3->PCIE_PIPERX3DATA12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_L_3" }, "PCIE_BOT.PCIE_IMUX39_L_4->PCIE_PIPERX3STATUS0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3STATUS0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_L_4" }, "PCIE_BOT.PCIE_IMUX39_L_5->PCIE_PIPERX3DATA4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX3DATA4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_L_5" }, "PCIE_BOT.PCIE_IMUX39_L_7->PCIE_PIPERX1DATA12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_L_7" }, "PCIE_BOT.PCIE_IMUX39_L_8->PCIE_PIPERX1STATUS0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1STATUS0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_L_8" }, "PCIE_BOT.PCIE_IMUX39_L_9->PCIE_PIPERX1DATA4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX1DATA4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_L_9" }, "PCIE_BOT.PCIE_IMUX39_L_14->PCIE_PIPERX2DATA12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_L_14" }, "PCIE_BOT.PCIE_IMUX39_L_15->PCIE_PIPERX2STATUS0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2STATUS0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_L_15" }, "PCIE_BOT.PCIE_IMUX39_L_16->PCIE_PIPERX2DATA4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX2DATA4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_L_16" }, "PCIE_BOT.PCIE_IMUX39_L_18->PCIE_PIPERX0DATA12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX0DATA12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_L_18" }, "PCIE_BOT.PCIE_IMUX39_L_19->PCIE_PIPERX0STATUS0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX0STATUS0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_L_19" }, "PCIE_BOT.PCIE_IMUX39_R_3->PCIE_PIPERX7DATA12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_R_3" }, "PCIE_BOT.PCIE_IMUX39_R_4->PCIE_PIPERX7STATUS0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7STATUS0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_R_4" }, "PCIE_BOT.PCIE_IMUX39_R_5->PCIE_PIPERX7DATA4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX7DATA4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_R_5" }, "PCIE_BOT.PCIE_IMUX39_R_7->PCIE_PIPERX5DATA12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_R_7" }, "PCIE_BOT.PCIE_IMUX39_R_8->PCIE_PIPERX5STATUS0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5STATUS0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_R_8" }, "PCIE_BOT.PCIE_IMUX39_R_9->PCIE_PIPERX5DATA4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX5DATA4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_R_9" }, "PCIE_BOT.PCIE_IMUX39_R_14->PCIE_PIPERX6DATA12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_R_14" }, "PCIE_BOT.PCIE_IMUX39_R_15->PCIE_PIPERX6STATUS0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6STATUS0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_R_15" }, "PCIE_BOT.PCIE_IMUX39_R_16->PCIE_PIPERX6DATA4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX6DATA4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_R_16" }, "PCIE_BOT.PCIE_IMUX39_R_18->PCIE_PIPERX4DATA12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX4DATA12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_R_18" }, "PCIE_BOT.PCIE_IMUX39_R_19->PCIE_PIPERX4STATUS0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_PIPERX4STATUS0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_IMUX39_R_19" }, "PCIE_BOT.PCIE_LL2BADDLLPERR->PCIE_LOGIC_OUTS_B14_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LL2BADDLLPERR" }, "PCIE_BOT.PCIE_LL2BADTLPERR->PCIE_LOGIC_OUTS_B13_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LL2BADTLPERR" }, "PCIE_BOT.PCIE_LL2LINKSTATUS0->PCIE_LOGIC_OUTS_B15_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LL2LINKSTATUS0" }, "PCIE_BOT.PCIE_LL2LINKSTATUS1->PCIE_LOGIC_OUTS_B19_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LL2LINKSTATUS1" }, "PCIE_BOT.PCIE_LL2LINKSTATUS2->PCIE_LOGIC_OUTS_B3_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LL2LINKSTATUS2" }, "PCIE_BOT.PCIE_LL2LINKSTATUS3->PCIE_LOGIC_OUTS_B4_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LL2LINKSTATUS3" }, "PCIE_BOT.PCIE_LL2LINKSTATUS4->PCIE_LOGIC_OUTS_B20_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LL2LINKSTATUS4" }, "PCIE_BOT.PCIE_LL2PROTOCOLERR->PCIE_LOGIC_OUTS_B12_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LL2PROTOCOLERR" }, "PCIE_BOT.PCIE_LL2RECEIVERERR->PCIE_LOGIC_OUTS_B11_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LL2RECEIVERERR" }, "PCIE_BOT.PCIE_LL2REPLAYROERR->PCIE_LOGIC_OUTS_B4_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LL2REPLAYROERR" }, "PCIE_BOT.PCIE_LL2REPLAYTOERR->PCIE_LOGIC_OUTS_B5_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LL2REPLAYTOERR" }, "PCIE_BOT.PCIE_LL2SUSPENDOK->PCIE_LOGIC_OUTS_B12_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LL2SUSPENDOK" }, "PCIE_BOT.PCIE_LL2TXIDLE->PCIE_LOGIC_OUTS_B13_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LL2TXIDLE" }, "PCIE_BOT.PCIE_LNKCLKEN->PCIE_LOGIC_OUTS_B10_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_LNKCLKEN" }, "PCIE_BOT.PCIE_MIMRXRADDR3->PCIE_LOGIC_OUTS_B16_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXRADDR3" }, "PCIE_BOT.PCIE_MIMRXRADDR5->PCIE_LOGIC_OUTS_B8_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXRADDR5" }, "PCIE_BOT.PCIE_MIMRXRADDR6->PCIE_LOGIC_OUTS_B9_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXRADDR6" }, "PCIE_BOT.PCIE_MIMRXRADDR7->PCIE_LOGIC_OUTS_B15_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXRADDR7" }, "PCIE_BOT.PCIE_MIMRXRADDR12->PCIE_LOGIC_OUTS_B21_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXRADDR12" }, "PCIE_BOT.PCIE_MIMRXWADDR0->PCIE_LOGIC_OUTS_B14_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWADDR0" }, "PCIE_BOT.PCIE_MIMRXWADDR3->PCIE_LOGIC_OUTS_B7_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWADDR3" }, "PCIE_BOT.PCIE_MIMRXWADDR4->PCIE_LOGIC_OUTS_B16_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWADDR4" }, "PCIE_BOT.PCIE_MIMRXWADDR6->PCIE_LOGIC_OUTS_B17_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWADDR6" }, "PCIE_BOT.PCIE_MIMRXWADDR7->PCIE_LOGIC_OUTS_B11_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWADDR7" }, "PCIE_BOT.PCIE_MIMRXWADDR8->PCIE_LOGIC_OUTS_B8_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWADDR8" }, "PCIE_BOT.PCIE_MIMRXWADDR9->PCIE_LOGIC_OUTS_B17_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWADDR9" }, "PCIE_BOT.PCIE_MIMRXWADDR10->PCIE_LOGIC_OUTS_B12_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWADDR10" }, "PCIE_BOT.PCIE_MIMRXWADDR11->PCIE_LOGIC_OUTS_B14_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWADDR11" }, "PCIE_BOT.PCIE_MIMRXWDATA14->PCIE_LOGIC_OUTS_B4_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA14" }, "PCIE_BOT.PCIE_MIMRXWDATA16->PCIE_LOGIC_OUTS_B0_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA16" }, "PCIE_BOT.PCIE_MIMRXWDATA18->PCIE_LOGIC_OUTS_B2_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA18" }, "PCIE_BOT.PCIE_MIMRXWDATA36->PCIE_LOGIC_OUTS_B17_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA36" }, "PCIE_BOT.PCIE_MIMRXWDATA37->PCIE_LOGIC_OUTS_B9_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA37" }, "PCIE_BOT.PCIE_MIMRXWDATA38->PCIE_LOGIC_OUTS_B12_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA38" }, "PCIE_BOT.PCIE_MIMRXWDATA39->PCIE_LOGIC_OUTS_B23_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA39" }, "PCIE_BOT.PCIE_MIMRXWDATA40->PCIE_LOGIC_OUTS_B13_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA40" }, "PCIE_BOT.PCIE_MIMRXWDATA41->PCIE_LOGIC_OUTS_B18_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA41" }, "PCIE_BOT.PCIE_MIMRXWDATA42->PCIE_LOGIC_OUTS_B14_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA42" }, "PCIE_BOT.PCIE_MIMRXWDATA43->PCIE_LOGIC_OUTS_B19_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA43" }, "PCIE_BOT.PCIE_MIMRXWDATA44->PCIE_LOGIC_OUTS_B18_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA44" }, "PCIE_BOT.PCIE_MIMRXWDATA45->PCIE_LOGIC_OUTS_B17_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA45" }, "PCIE_BOT.PCIE_MIMRXWDATA46->PCIE_LOGIC_OUTS_B23_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA46" }, "PCIE_BOT.PCIE_MIMRXWDATA47->PCIE_LOGIC_OUTS_B18_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA47" }, "PCIE_BOT.PCIE_MIMRXWDATA48->PCIE_LOGIC_OUTS_B16_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA48" }, "PCIE_BOT.PCIE_MIMRXWDATA50->PCIE_LOGIC_OUTS_B17_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA50" }, "PCIE_BOT.PCIE_MIMRXWDATA52->PCIE_LOGIC_OUTS_B18_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA52" }, "PCIE_BOT.PCIE_MIMRXWDATA53->PCIE_LOGIC_OUTS_B11_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA53" }, "PCIE_BOT.PCIE_MIMRXWDATA54->PCIE_LOGIC_OUTS_B5_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA54" }, "PCIE_BOT.PCIE_MIMRXWDATA55->PCIE_LOGIC_OUTS_B12_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA55" }, "PCIE_BOT.PCIE_MIMRXWDATA56->PCIE_LOGIC_OUTS_B6_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA56" }, "PCIE_BOT.PCIE_MIMRXWDATA57->PCIE_LOGIC_OUTS_B5_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA57" }, "PCIE_BOT.PCIE_MIMRXWDATA58->PCIE_LOGIC_OUTS_B15_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA58" }, "PCIE_BOT.PCIE_MIMRXWDATA59->PCIE_LOGIC_OUTS_B14_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA59" }, "PCIE_BOT.PCIE_MIMRXWDATA60->PCIE_LOGIC_OUTS_B6_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA60" }, "PCIE_BOT.PCIE_MIMRXWDATA61->PCIE_LOGIC_OUTS_B12_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA61" }, "PCIE_BOT.PCIE_MIMRXWDATA62->PCIE_LOGIC_OUTS_B19_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA62" }, "PCIE_BOT.PCIE_MIMRXWDATA63->PCIE_LOGIC_OUTS_B10_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA63" }, "PCIE_BOT.PCIE_MIMRXWDATA64->PCIE_LOGIC_OUTS_B10_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA64" }, "PCIE_BOT.PCIE_MIMRXWDATA65->PCIE_LOGIC_OUTS_B10_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA65" }, "PCIE_BOT.PCIE_MIMRXWDATA66->PCIE_LOGIC_OUTS_B18_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA66" }, "PCIE_BOT.PCIE_MIMRXWDATA67->PCIE_LOGIC_OUTS_B14_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMRXWDATA67" }, "PCIE_BOT.PCIE_MIMTXRADDR0->PCIE_LOGIC_OUTS_B20_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXRADDR0" }, "PCIE_BOT.PCIE_MIMTXRADDR1->PCIE_LOGIC_OUTS_B11_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXRADDR1" }, "PCIE_BOT.PCIE_MIMTXRADDR2->PCIE_LOGIC_OUTS_B22_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXRADDR2" }, "PCIE_BOT.PCIE_MIMTXRADDR3->PCIE_LOGIC_OUTS_B10_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXRADDR3" }, "PCIE_BOT.PCIE_MIMTXRADDR4->PCIE_LOGIC_OUTS_B14_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXRADDR4" }, "PCIE_BOT.PCIE_MIMTXRADDR5->PCIE_LOGIC_OUTS_B19_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXRADDR5" }, "PCIE_BOT.PCIE_MIMTXRADDR6->PCIE_LOGIC_OUTS_B17_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXRADDR6" }, "PCIE_BOT.PCIE_MIMTXRADDR7->PCIE_LOGIC_OUTS_B17_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXRADDR7" }, "PCIE_BOT.PCIE_MIMTXRADDR8->PCIE_LOGIC_OUTS_B22_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXRADDR8" }, "PCIE_BOT.PCIE_MIMTXRADDR9->PCIE_LOGIC_OUTS_B3_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXRADDR9" }, "PCIE_BOT.PCIE_MIMTXRADDR10->PCIE_LOGIC_OUTS_B8_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXRADDR10" }, "PCIE_BOT.PCIE_MIMTXRADDR11->PCIE_LOGIC_OUTS_B8_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXRADDR11" }, "PCIE_BOT.PCIE_MIMTXRADDR12->PCIE_LOGIC_OUTS_B8_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXRADDR12" }, "PCIE_BOT.PCIE_MIMTXREN->PCIE_LOGIC_OUTS_B8_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXREN" }, "PCIE_BOT.PCIE_MIMTXWADDR0->PCIE_LOGIC_OUTS_B23_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWADDR0" }, "PCIE_BOT.PCIE_MIMTXWADDR1->PCIE_LOGIC_OUTS_B6_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWADDR1" }, "PCIE_BOT.PCIE_MIMTXWADDR2->PCIE_LOGIC_OUTS_B12_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWADDR2" }, "PCIE_BOT.PCIE_MIMTXWADDR3->PCIE_LOGIC_OUTS_B23_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWADDR3" }, "PCIE_BOT.PCIE_MIMTXWADDR4->PCIE_LOGIC_OUTS_B10_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWADDR4" }, "PCIE_BOT.PCIE_MIMTXWADDR5->PCIE_LOGIC_OUTS_B14_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWADDR5" }, "PCIE_BOT.PCIE_MIMTXWADDR6->PCIE_LOGIC_OUTS_B11_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWADDR6" }, "PCIE_BOT.PCIE_MIMTXWADDR7->PCIE_LOGIC_OUTS_B15_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWADDR7" }, "PCIE_BOT.PCIE_MIMTXWADDR8->PCIE_LOGIC_OUTS_B12_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWADDR8" }, "PCIE_BOT.PCIE_MIMTXWADDR9->PCIE_LOGIC_OUTS_B21_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWADDR9" }, "PCIE_BOT.PCIE_MIMTXWADDR10->PCIE_LOGIC_OUTS_B23_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWADDR10" }, "PCIE_BOT.PCIE_MIMTXWADDR11->PCIE_LOGIC_OUTS_B2_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWADDR11" }, "PCIE_BOT.PCIE_MIMTXWADDR12->PCIE_LOGIC_OUTS_B10_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWADDR12" }, "PCIE_BOT.PCIE_MIMTXWDATA0->PCIE_LOGIC_OUTS_B17_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA0" }, "PCIE_BOT.PCIE_MIMTXWDATA1->PCIE_LOGIC_OUTS_B19_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA1" }, "PCIE_BOT.PCIE_MIMTXWDATA2->PCIE_LOGIC_OUTS_B12_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA2" }, "PCIE_BOT.PCIE_MIMTXWDATA3->PCIE_LOGIC_OUTS_B7_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA3" }, "PCIE_BOT.PCIE_MIMTXWDATA4->PCIE_LOGIC_OUTS_B5_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA4" }, "PCIE_BOT.PCIE_MIMTXWDATA5->PCIE_LOGIC_OUTS_B4_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA5" }, "PCIE_BOT.PCIE_MIMTXWDATA6->PCIE_LOGIC_OUTS_B20_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA6" }, "PCIE_BOT.PCIE_MIMTXWDATA7->PCIE_LOGIC_OUTS_B19_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA7" }, "PCIE_BOT.PCIE_MIMTXWDATA8->PCIE_LOGIC_OUTS_B22_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA8" }, "PCIE_BOT.PCIE_MIMTXWDATA9->PCIE_LOGIC_OUTS_B21_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA9" }, "PCIE_BOT.PCIE_MIMTXWDATA10->PCIE_LOGIC_OUTS_B23_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA10" }, "PCIE_BOT.PCIE_MIMTXWDATA11->PCIE_LOGIC_OUTS_B18_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA11" }, "PCIE_BOT.PCIE_MIMTXWDATA12->PCIE_LOGIC_OUTS_B10_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA12" }, "PCIE_BOT.PCIE_MIMTXWDATA13->PCIE_LOGIC_OUTS_B5_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA13" }, "PCIE_BOT.PCIE_MIMTXWDATA14->PCIE_LOGIC_OUTS_B21_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA14" }, "PCIE_BOT.PCIE_MIMTXWDATA15->PCIE_LOGIC_OUTS_B16_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA15" }, "PCIE_BOT.PCIE_MIMTXWDATA16->PCIE_LOGIC_OUTS_B1_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA16" }, "PCIE_BOT.PCIE_MIMTXWDATA17->PCIE_LOGIC_OUTS_B5_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA17" }, "PCIE_BOT.PCIE_MIMTXWDATA18->PCIE_LOGIC_OUTS_B1_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA18" }, "PCIE_BOT.PCIE_MIMTXWDATA19->PCIE_LOGIC_OUTS_B4_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA19" }, "PCIE_BOT.PCIE_MIMTXWDATA20->PCIE_LOGIC_OUTS_B0_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA20" }, "PCIE_BOT.PCIE_MIMTXWDATA21->PCIE_LOGIC_OUTS_B5_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA21" }, "PCIE_BOT.PCIE_MIMTXWDATA22->PCIE_LOGIC_OUTS_B17_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA22" }, "PCIE_BOT.PCIE_MIMTXWDATA23->PCIE_LOGIC_OUTS_B20_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA23" }, "PCIE_BOT.PCIE_MIMTXWDATA24->PCIE_LOGIC_OUTS_B18_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA24" }, "PCIE_BOT.PCIE_MIMTXWDATA25->PCIE_LOGIC_OUTS_B10_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA25" }, "PCIE_BOT.PCIE_MIMTXWDATA26->PCIE_LOGIC_OUTS_B5_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA26" }, "PCIE_BOT.PCIE_MIMTXWDATA27->PCIE_LOGIC_OUTS_B13_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA27" }, "PCIE_BOT.PCIE_MIMTXWDATA28->PCIE_LOGIC_OUTS_B16_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA28" }, "PCIE_BOT.PCIE_MIMTXWDATA29->PCIE_LOGIC_OUTS_B2_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA29" }, "PCIE_BOT.PCIE_MIMTXWDATA30->PCIE_LOGIC_OUTS_B20_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA30" }, "PCIE_BOT.PCIE_MIMTXWDATA31->PCIE_LOGIC_OUTS_B7_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA31" }, "PCIE_BOT.PCIE_MIMTXWDATA32->PCIE_LOGIC_OUTS_B19_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA32" }, "PCIE_BOT.PCIE_MIMTXWDATA33->PCIE_LOGIC_OUTS_B4_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA33" }, "PCIE_BOT.PCIE_MIMTXWDATA34->PCIE_LOGIC_OUTS_B15_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA34" }, "PCIE_BOT.PCIE_MIMTXWDATA35->PCIE_LOGIC_OUTS_B17_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA35" }, "PCIE_BOT.PCIE_MIMTXWDATA36->PCIE_LOGIC_OUTS_B11_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA36" }, "PCIE_BOT.PCIE_MIMTXWDATA37->PCIE_LOGIC_OUTS_B9_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA37" }, "PCIE_BOT.PCIE_MIMTXWDATA38->PCIE_LOGIC_OUTS_B18_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA38" }, "PCIE_BOT.PCIE_MIMTXWDATA39->PCIE_LOGIC_OUTS_B21_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA39" }, "PCIE_BOT.PCIE_MIMTXWDATA40->PCIE_LOGIC_OUTS_B1_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA40" }, "PCIE_BOT.PCIE_MIMTXWDATA41->PCIE_LOGIC_OUTS_B18_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA41" }, "PCIE_BOT.PCIE_MIMTXWDATA42->PCIE_LOGIC_OUTS_B14_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA42" }, "PCIE_BOT.PCIE_MIMTXWDATA43->PCIE_LOGIC_OUTS_B19_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA43" }, "PCIE_BOT.PCIE_MIMTXWDATA44->PCIE_LOGIC_OUTS_B8_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA44" }, "PCIE_BOT.PCIE_MIMTXWDATA45->PCIE_LOGIC_OUTS_B17_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA45" }, "PCIE_BOT.PCIE_MIMTXWDATA46->PCIE_LOGIC_OUTS_B19_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA46" }, "PCIE_BOT.PCIE_MIMTXWDATA47->PCIE_LOGIC_OUTS_B18_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA47" }, "PCIE_BOT.PCIE_MIMTXWDATA48->PCIE_LOGIC_OUTS_B14_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA48" }, "PCIE_BOT.PCIE_MIMTXWDATA49->PCIE_LOGIC_OUTS_B13_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA49" }, "PCIE_BOT.PCIE_MIMTXWDATA50->PCIE_LOGIC_OUTS_B7_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA50" }, "PCIE_BOT.PCIE_MIMTXWDATA51->PCIE_LOGIC_OUTS_B14_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA51" }, "PCIE_BOT.PCIE_MIMTXWDATA52->PCIE_LOGIC_OUTS_B12_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA52" }, "PCIE_BOT.PCIE_MIMTXWDATA53->PCIE_LOGIC_OUTS_B19_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA53" }, "PCIE_BOT.PCIE_MIMTXWDATA54->PCIE_LOGIC_OUTS_B13_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA54" }, "PCIE_BOT.PCIE_MIMTXWDATA55->PCIE_LOGIC_OUTS_B20_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA55" }, "PCIE_BOT.PCIE_MIMTXWDATA56->PCIE_LOGIC_OUTS_B10_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA56" }, "PCIE_BOT.PCIE_MIMTXWDATA57->PCIE_LOGIC_OUTS_B9_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA57" }, "PCIE_BOT.PCIE_MIMTXWDATA58->PCIE_LOGIC_OUTS_B17_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA58" }, "PCIE_BOT.PCIE_MIMTXWDATA59->PCIE_LOGIC_OUTS_B11_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA59" }, "PCIE_BOT.PCIE_MIMTXWDATA60->PCIE_LOGIC_OUTS_B12_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA60" }, "PCIE_BOT.PCIE_MIMTXWDATA61->PCIE_LOGIC_OUTS_B6_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA61" }, "PCIE_BOT.PCIE_MIMTXWDATA62->PCIE_LOGIC_OUTS_B5_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA62" }, "PCIE_BOT.PCIE_MIMTXWDATA63->PCIE_LOGIC_OUTS_B10_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA63" }, "PCIE_BOT.PCIE_MIMTXWDATA64->PCIE_LOGIC_OUTS_B16_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA64" }, "PCIE_BOT.PCIE_MIMTXWDATA65->PCIE_LOGIC_OUTS_B10_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA65" }, "PCIE_BOT.PCIE_MIMTXWDATA66->PCIE_LOGIC_OUTS_B18_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA66" }, "PCIE_BOT.PCIE_MIMTXWDATA67->PCIE_LOGIC_OUTS_B14_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA67" }, "PCIE_BOT.PCIE_MIMTXWDATA68->PCIE_LOGIC_OUTS_B5_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWDATA68" }, "PCIE_BOT.PCIE_MIMTXWEN->PCIE_LOGIC_OUTS_B12_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_MIMTXWEN" }, "PCIE_BOT.PCIE_PIPERX0POLARITY->PCIE_LOGIC_OUTS_B1_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPERX0POLARITY" }, "PCIE_BOT.PCIE_PIPERX1POLARITY->PCIE_LOGIC_OUTS_B1_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPERX1POLARITY" }, "PCIE_BOT.PCIE_PIPERX2POLARITY->PCIE_LOGIC_OUTS_B1_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPERX2POLARITY" }, "PCIE_BOT.PCIE_PIPERX3POLARITY->PCIE_LOGIC_OUTS_B1_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPERX3POLARITY" }, "PCIE_BOT.PCIE_PIPERX4POLARITY->PCIE_LOGIC_OUTS_B1_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPERX4POLARITY" }, "PCIE_BOT.PCIE_PIPERX5POLARITY->PCIE_LOGIC_OUTS_B1_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPERX5POLARITY" }, "PCIE_BOT.PCIE_PIPERX6POLARITY->PCIE_LOGIC_OUTS_B1_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPERX6POLARITY" }, "PCIE_BOT.PCIE_PIPERX7POLARITY->PCIE_LOGIC_OUTS_B1_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPERX7POLARITY" }, "PCIE_BOT.PCIE_PIPETX0CHARISK0->PCIE_LOGIC_OUTS_B16_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0CHARISK0" }, "PCIE_BOT.PCIE_PIPETX0CHARISK1->PCIE_LOGIC_OUTS_B16_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0CHARISK1" }, "PCIE_BOT.PCIE_PIPETX0COMPLIANCE->PCIE_LOGIC_OUTS_B3_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0COMPLIANCE" }, "PCIE_BOT.PCIE_PIPETX0DATA0->PCIE_LOGIC_OUTS_B9_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA0" }, "PCIE_BOT.PCIE_PIPETX0DATA1->PCIE_LOGIC_OUTS_B13_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA1" }, "PCIE_BOT.PCIE_PIPETX0DATA2->PCIE_LOGIC_OUTS_B11_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA2" }, "PCIE_BOT.PCIE_PIPETX0DATA3->PCIE_LOGIC_OUTS_B15_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA3" }, "PCIE_BOT.PCIE_PIPETX0DATA4->PCIE_LOGIC_OUTS_B0_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA4" }, "PCIE_BOT.PCIE_PIPETX0DATA5->PCIE_LOGIC_OUTS_B4_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA5" }, "PCIE_BOT.PCIE_PIPETX0DATA6->PCIE_LOGIC_OUTS_B2_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA6" }, "PCIE_BOT.PCIE_PIPETX0DATA7->PCIE_LOGIC_OUTS_B6_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA7" }, "PCIE_BOT.PCIE_PIPETX0DATA8->PCIE_LOGIC_OUTS_B9_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA8" }, "PCIE_BOT.PCIE_PIPETX0DATA9->PCIE_LOGIC_OUTS_B13_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA9" }, "PCIE_BOT.PCIE_PIPETX0DATA10->PCIE_LOGIC_OUTS_B11_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA10" }, "PCIE_BOT.PCIE_PIPETX0DATA11->PCIE_LOGIC_OUTS_B15_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA11" }, "PCIE_BOT.PCIE_PIPETX0DATA12->PCIE_LOGIC_OUTS_B0_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA12" }, "PCIE_BOT.PCIE_PIPETX0DATA13->PCIE_LOGIC_OUTS_B4_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA13" }, "PCIE_BOT.PCIE_PIPETX0DATA14->PCIE_LOGIC_OUTS_B2_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA14" }, "PCIE_BOT.PCIE_PIPETX0DATA15->PCIE_LOGIC_OUTS_B6_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0DATA15" }, "PCIE_BOT.PCIE_PIPETX0ELECIDLE->PCIE_LOGIC_OUTS_B3_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0ELECIDLE" }, "PCIE_BOT.PCIE_PIPETX0POWERDOWN0->PCIE_LOGIC_OUTS_B1_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0POWERDOWN0" }, "PCIE_BOT.PCIE_PIPETX0POWERDOWN1->PCIE_LOGIC_OUTS_B7_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX0POWERDOWN1" }, "PCIE_BOT.PCIE_PIPETX1CHARISK0->PCIE_LOGIC_OUTS_B16_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1CHARISK0" }, "PCIE_BOT.PCIE_PIPETX1CHARISK1->PCIE_LOGIC_OUTS_B16_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1CHARISK1" }, "PCIE_BOT.PCIE_PIPETX1COMPLIANCE->PCIE_LOGIC_OUTS_B3_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1COMPLIANCE" }, "PCIE_BOT.PCIE_PIPETX1DATA0->PCIE_LOGIC_OUTS_B9_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA0" }, "PCIE_BOT.PCIE_PIPETX1DATA1->PCIE_LOGIC_OUTS_B13_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA1" }, "PCIE_BOT.PCIE_PIPETX1DATA2->PCIE_LOGIC_OUTS_B11_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA2" }, "PCIE_BOT.PCIE_PIPETX1DATA3->PCIE_LOGIC_OUTS_B15_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA3" }, "PCIE_BOT.PCIE_PIPETX1DATA4->PCIE_LOGIC_OUTS_B0_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA4" }, "PCIE_BOT.PCIE_PIPETX1DATA5->PCIE_LOGIC_OUTS_B4_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA5" }, "PCIE_BOT.PCIE_PIPETX1DATA6->PCIE_LOGIC_OUTS_B2_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA6" }, "PCIE_BOT.PCIE_PIPETX1DATA7->PCIE_LOGIC_OUTS_B6_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA7" }, "PCIE_BOT.PCIE_PIPETX1DATA8->PCIE_LOGIC_OUTS_B9_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA8" }, "PCIE_BOT.PCIE_PIPETX1DATA9->PCIE_LOGIC_OUTS_B13_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA9" }, "PCIE_BOT.PCIE_PIPETX1DATA10->PCIE_LOGIC_OUTS_B11_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA10" }, "PCIE_BOT.PCIE_PIPETX1DATA11->PCIE_LOGIC_OUTS_B15_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA11" }, "PCIE_BOT.PCIE_PIPETX1DATA12->PCIE_LOGIC_OUTS_B0_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA12" }, "PCIE_BOT.PCIE_PIPETX1DATA13->PCIE_LOGIC_OUTS_B4_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA13" }, "PCIE_BOT.PCIE_PIPETX1DATA14->PCIE_LOGIC_OUTS_B2_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA14" }, "PCIE_BOT.PCIE_PIPETX1DATA15->PCIE_LOGIC_OUTS_B6_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1DATA15" }, "PCIE_BOT.PCIE_PIPETX1ELECIDLE->PCIE_LOGIC_OUTS_B3_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1ELECIDLE" }, "PCIE_BOT.PCIE_PIPETX1POWERDOWN0->PCIE_LOGIC_OUTS_B1_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1POWERDOWN0" }, "PCIE_BOT.PCIE_PIPETX1POWERDOWN1->PCIE_LOGIC_OUTS_B7_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX1POWERDOWN1" }, "PCIE_BOT.PCIE_PIPETX2CHARISK0->PCIE_LOGIC_OUTS_B16_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2CHARISK0" }, "PCIE_BOT.PCIE_PIPETX2CHARISK1->PCIE_LOGIC_OUTS_B16_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2CHARISK1" }, "PCIE_BOT.PCIE_PIPETX2COMPLIANCE->PCIE_LOGIC_OUTS_B3_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2COMPLIANCE" }, "PCIE_BOT.PCIE_PIPETX2DATA0->PCIE_LOGIC_OUTS_B9_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA0" }, "PCIE_BOT.PCIE_PIPETX2DATA1->PCIE_LOGIC_OUTS_B13_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA1" }, "PCIE_BOT.PCIE_PIPETX2DATA2->PCIE_LOGIC_OUTS_B11_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA2" }, "PCIE_BOT.PCIE_PIPETX2DATA3->PCIE_LOGIC_OUTS_B15_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA3" }, "PCIE_BOT.PCIE_PIPETX2DATA4->PCIE_LOGIC_OUTS_B0_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA4" }, "PCIE_BOT.PCIE_PIPETX2DATA5->PCIE_LOGIC_OUTS_B4_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA5" }, "PCIE_BOT.PCIE_PIPETX2DATA6->PCIE_LOGIC_OUTS_B2_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA6" }, "PCIE_BOT.PCIE_PIPETX2DATA7->PCIE_LOGIC_OUTS_B6_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA7" }, "PCIE_BOT.PCIE_PIPETX2DATA8->PCIE_LOGIC_OUTS_B9_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA8" }, "PCIE_BOT.PCIE_PIPETX2DATA9->PCIE_LOGIC_OUTS_B13_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA9" }, "PCIE_BOT.PCIE_PIPETX2DATA10->PCIE_LOGIC_OUTS_B11_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA10" }, "PCIE_BOT.PCIE_PIPETX2DATA11->PCIE_LOGIC_OUTS_B15_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA11" }, "PCIE_BOT.PCIE_PIPETX2DATA12->PCIE_LOGIC_OUTS_B0_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA12" }, "PCIE_BOT.PCIE_PIPETX2DATA13->PCIE_LOGIC_OUTS_B4_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA13" }, "PCIE_BOT.PCIE_PIPETX2DATA14->PCIE_LOGIC_OUTS_B2_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA14" }, "PCIE_BOT.PCIE_PIPETX2DATA15->PCIE_LOGIC_OUTS_B6_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2DATA15" }, "PCIE_BOT.PCIE_PIPETX2ELECIDLE->PCIE_LOGIC_OUTS_B3_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2ELECIDLE" }, "PCIE_BOT.PCIE_PIPETX2POWERDOWN0->PCIE_LOGIC_OUTS_B1_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2POWERDOWN0" }, "PCIE_BOT.PCIE_PIPETX2POWERDOWN1->PCIE_LOGIC_OUTS_B7_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX2POWERDOWN1" }, "PCIE_BOT.PCIE_PIPETX3CHARISK0->PCIE_LOGIC_OUTS_B16_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3CHARISK0" }, "PCIE_BOT.PCIE_PIPETX3CHARISK1->PCIE_LOGIC_OUTS_B16_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3CHARISK1" }, "PCIE_BOT.PCIE_PIPETX3COMPLIANCE->PCIE_LOGIC_OUTS_B3_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3COMPLIANCE" }, "PCIE_BOT.PCIE_PIPETX3DATA0->PCIE_LOGIC_OUTS_B9_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA0" }, "PCIE_BOT.PCIE_PIPETX3DATA1->PCIE_LOGIC_OUTS_B13_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA1" }, "PCIE_BOT.PCIE_PIPETX3DATA2->PCIE_LOGIC_OUTS_B11_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA2" }, "PCIE_BOT.PCIE_PIPETX3DATA3->PCIE_LOGIC_OUTS_B15_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA3" }, "PCIE_BOT.PCIE_PIPETX3DATA4->PCIE_LOGIC_OUTS_B0_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA4" }, "PCIE_BOT.PCIE_PIPETX3DATA5->PCIE_LOGIC_OUTS_B4_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA5" }, "PCIE_BOT.PCIE_PIPETX3DATA6->PCIE_LOGIC_OUTS_B2_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA6" }, "PCIE_BOT.PCIE_PIPETX3DATA7->PCIE_LOGIC_OUTS_B6_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA7" }, "PCIE_BOT.PCIE_PIPETX3DATA8->PCIE_LOGIC_OUTS_B9_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA8" }, "PCIE_BOT.PCIE_PIPETX3DATA9->PCIE_LOGIC_OUTS_B13_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA9" }, "PCIE_BOT.PCIE_PIPETX3DATA10->PCIE_LOGIC_OUTS_B11_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA10" }, "PCIE_BOT.PCIE_PIPETX3DATA11->PCIE_LOGIC_OUTS_B15_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA11" }, "PCIE_BOT.PCIE_PIPETX3DATA12->PCIE_LOGIC_OUTS_B0_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA12" }, "PCIE_BOT.PCIE_PIPETX3DATA13->PCIE_LOGIC_OUTS_B4_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA13" }, "PCIE_BOT.PCIE_PIPETX3DATA14->PCIE_LOGIC_OUTS_B2_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA14" }, "PCIE_BOT.PCIE_PIPETX3DATA15->PCIE_LOGIC_OUTS_B6_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3DATA15" }, "PCIE_BOT.PCIE_PIPETX3ELECIDLE->PCIE_LOGIC_OUTS_B3_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3ELECIDLE" }, "PCIE_BOT.PCIE_PIPETX3POWERDOWN0->PCIE_LOGIC_OUTS_B1_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3POWERDOWN0" }, "PCIE_BOT.PCIE_PIPETX3POWERDOWN1->PCIE_LOGIC_OUTS_B7_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX3POWERDOWN1" }, "PCIE_BOT.PCIE_PIPETX4CHARISK0->PCIE_LOGIC_OUTS_B16_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4CHARISK0" }, "PCIE_BOT.PCIE_PIPETX4CHARISK1->PCIE_LOGIC_OUTS_B16_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4CHARISK1" }, "PCIE_BOT.PCIE_PIPETX4COMPLIANCE->PCIE_LOGIC_OUTS_B3_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4COMPLIANCE" }, "PCIE_BOT.PCIE_PIPETX4DATA0->PCIE_LOGIC_OUTS_B9_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA0" }, "PCIE_BOT.PCIE_PIPETX4DATA1->PCIE_LOGIC_OUTS_B13_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA1" }, "PCIE_BOT.PCIE_PIPETX4DATA2->PCIE_LOGIC_OUTS_B11_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA2" }, "PCIE_BOT.PCIE_PIPETX4DATA3->PCIE_LOGIC_OUTS_B15_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA3" }, "PCIE_BOT.PCIE_PIPETX4DATA4->PCIE_LOGIC_OUTS_B0_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA4" }, "PCIE_BOT.PCIE_PIPETX4DATA5->PCIE_LOGIC_OUTS_B4_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA5" }, "PCIE_BOT.PCIE_PIPETX4DATA6->PCIE_LOGIC_OUTS_B2_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA6" }, "PCIE_BOT.PCIE_PIPETX4DATA7->PCIE_LOGIC_OUTS_B6_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA7" }, "PCIE_BOT.PCIE_PIPETX4DATA8->PCIE_LOGIC_OUTS_B9_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA8" }, "PCIE_BOT.PCIE_PIPETX4DATA9->PCIE_LOGIC_OUTS_B13_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA9" }, "PCIE_BOT.PCIE_PIPETX4DATA10->PCIE_LOGIC_OUTS_B11_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA10" }, "PCIE_BOT.PCIE_PIPETX4DATA11->PCIE_LOGIC_OUTS_B15_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA11" }, "PCIE_BOT.PCIE_PIPETX4DATA12->PCIE_LOGIC_OUTS_B0_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA12" }, "PCIE_BOT.PCIE_PIPETX4DATA13->PCIE_LOGIC_OUTS_B4_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA13" }, "PCIE_BOT.PCIE_PIPETX4DATA14->PCIE_LOGIC_OUTS_B2_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA14" }, "PCIE_BOT.PCIE_PIPETX4DATA15->PCIE_LOGIC_OUTS_B6_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4DATA15" }, "PCIE_BOT.PCIE_PIPETX4ELECIDLE->PCIE_LOGIC_OUTS_B3_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4ELECIDLE" }, "PCIE_BOT.PCIE_PIPETX4POWERDOWN0->PCIE_LOGIC_OUTS_B1_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4POWERDOWN0" }, "PCIE_BOT.PCIE_PIPETX4POWERDOWN1->PCIE_LOGIC_OUTS_B7_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX4POWERDOWN1" }, "PCIE_BOT.PCIE_PIPETX5CHARISK0->PCIE_LOGIC_OUTS_B16_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5CHARISK0" }, "PCIE_BOT.PCIE_PIPETX5CHARISK1->PCIE_LOGIC_OUTS_B16_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5CHARISK1" }, "PCIE_BOT.PCIE_PIPETX5COMPLIANCE->PCIE_LOGIC_OUTS_B3_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5COMPLIANCE" }, "PCIE_BOT.PCIE_PIPETX5DATA0->PCIE_LOGIC_OUTS_B9_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA0" }, "PCIE_BOT.PCIE_PIPETX5DATA1->PCIE_LOGIC_OUTS_B13_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA1" }, "PCIE_BOT.PCIE_PIPETX5DATA2->PCIE_LOGIC_OUTS_B11_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA2" }, "PCIE_BOT.PCIE_PIPETX5DATA3->PCIE_LOGIC_OUTS_B15_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA3" }, "PCIE_BOT.PCIE_PIPETX5DATA4->PCIE_LOGIC_OUTS_B0_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA4" }, "PCIE_BOT.PCIE_PIPETX5DATA5->PCIE_LOGIC_OUTS_B4_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA5" }, "PCIE_BOT.PCIE_PIPETX5DATA6->PCIE_LOGIC_OUTS_B2_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA6" }, "PCIE_BOT.PCIE_PIPETX5DATA7->PCIE_LOGIC_OUTS_B6_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA7" }, "PCIE_BOT.PCIE_PIPETX5DATA8->PCIE_LOGIC_OUTS_B9_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA8" }, "PCIE_BOT.PCIE_PIPETX5DATA9->PCIE_LOGIC_OUTS_B13_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA9" }, "PCIE_BOT.PCIE_PIPETX5DATA10->PCIE_LOGIC_OUTS_B11_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA10" }, "PCIE_BOT.PCIE_PIPETX5DATA11->PCIE_LOGIC_OUTS_B15_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA11" }, "PCIE_BOT.PCIE_PIPETX5DATA12->PCIE_LOGIC_OUTS_B0_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA12" }, "PCIE_BOT.PCIE_PIPETX5DATA13->PCIE_LOGIC_OUTS_B4_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA13" }, "PCIE_BOT.PCIE_PIPETX5DATA14->PCIE_LOGIC_OUTS_B2_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA14" }, "PCIE_BOT.PCIE_PIPETX5DATA15->PCIE_LOGIC_OUTS_B6_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5DATA15" }, "PCIE_BOT.PCIE_PIPETX5ELECIDLE->PCIE_LOGIC_OUTS_B3_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5ELECIDLE" }, "PCIE_BOT.PCIE_PIPETX5POWERDOWN0->PCIE_LOGIC_OUTS_B1_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5POWERDOWN0" }, "PCIE_BOT.PCIE_PIPETX5POWERDOWN1->PCIE_LOGIC_OUTS_B7_R_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX5POWERDOWN1" }, "PCIE_BOT.PCIE_PIPETX6CHARISK0->PCIE_LOGIC_OUTS_B16_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6CHARISK0" }, "PCIE_BOT.PCIE_PIPETX6CHARISK1->PCIE_LOGIC_OUTS_B16_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6CHARISK1" }, "PCIE_BOT.PCIE_PIPETX6COMPLIANCE->PCIE_LOGIC_OUTS_B3_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6COMPLIANCE" }, "PCIE_BOT.PCIE_PIPETX6DATA0->PCIE_LOGIC_OUTS_B9_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA0" }, "PCIE_BOT.PCIE_PIPETX6DATA1->PCIE_LOGIC_OUTS_B13_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA1" }, "PCIE_BOT.PCIE_PIPETX6DATA2->PCIE_LOGIC_OUTS_B11_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA2" }, "PCIE_BOT.PCIE_PIPETX6DATA3->PCIE_LOGIC_OUTS_B15_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA3" }, "PCIE_BOT.PCIE_PIPETX6DATA4->PCIE_LOGIC_OUTS_B0_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA4" }, "PCIE_BOT.PCIE_PIPETX6DATA5->PCIE_LOGIC_OUTS_B4_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA5" }, "PCIE_BOT.PCIE_PIPETX6DATA6->PCIE_LOGIC_OUTS_B2_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA6" }, "PCIE_BOT.PCIE_PIPETX6DATA7->PCIE_LOGIC_OUTS_B6_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA7" }, "PCIE_BOT.PCIE_PIPETX6DATA8->PCIE_LOGIC_OUTS_B9_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA8" }, "PCIE_BOT.PCIE_PIPETX6DATA9->PCIE_LOGIC_OUTS_B13_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA9" }, "PCIE_BOT.PCIE_PIPETX6DATA10->PCIE_LOGIC_OUTS_B11_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA10" }, "PCIE_BOT.PCIE_PIPETX6DATA11->PCIE_LOGIC_OUTS_B15_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA11" }, "PCIE_BOT.PCIE_PIPETX6DATA12->PCIE_LOGIC_OUTS_B0_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA12" }, "PCIE_BOT.PCIE_PIPETX6DATA13->PCIE_LOGIC_OUTS_B4_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA13" }, "PCIE_BOT.PCIE_PIPETX6DATA14->PCIE_LOGIC_OUTS_B2_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA14" }, "PCIE_BOT.PCIE_PIPETX6DATA15->PCIE_LOGIC_OUTS_B6_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6DATA15" }, "PCIE_BOT.PCIE_PIPETX6ELECIDLE->PCIE_LOGIC_OUTS_B3_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6ELECIDLE" }, "PCIE_BOT.PCIE_PIPETX6POWERDOWN0->PCIE_LOGIC_OUTS_B1_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6POWERDOWN0" }, "PCIE_BOT.PCIE_PIPETX6POWERDOWN1->PCIE_LOGIC_OUTS_B7_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX6POWERDOWN1" }, "PCIE_BOT.PCIE_PIPETX7CHARISK0->PCIE_LOGIC_OUTS_B16_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7CHARISK0" }, "PCIE_BOT.PCIE_PIPETX7CHARISK1->PCIE_LOGIC_OUTS_B16_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7CHARISK1" }, "PCIE_BOT.PCIE_PIPETX7COMPLIANCE->PCIE_LOGIC_OUTS_B3_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7COMPLIANCE" }, "PCIE_BOT.PCIE_PIPETX7DATA0->PCIE_LOGIC_OUTS_B9_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA0" }, "PCIE_BOT.PCIE_PIPETX7DATA1->PCIE_LOGIC_OUTS_B13_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA1" }, "PCIE_BOT.PCIE_PIPETX7DATA2->PCIE_LOGIC_OUTS_B11_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA2" }, "PCIE_BOT.PCIE_PIPETX7DATA3->PCIE_LOGIC_OUTS_B15_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA3" }, "PCIE_BOT.PCIE_PIPETX7DATA4->PCIE_LOGIC_OUTS_B0_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA4" }, "PCIE_BOT.PCIE_PIPETX7DATA5->PCIE_LOGIC_OUTS_B4_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA5" }, "PCIE_BOT.PCIE_PIPETX7DATA6->PCIE_LOGIC_OUTS_B2_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA6" }, "PCIE_BOT.PCIE_PIPETX7DATA7->PCIE_LOGIC_OUTS_B6_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA7" }, "PCIE_BOT.PCIE_PIPETX7DATA8->PCIE_LOGIC_OUTS_B9_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA8" }, "PCIE_BOT.PCIE_PIPETX7DATA9->PCIE_LOGIC_OUTS_B13_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA9" }, "PCIE_BOT.PCIE_PIPETX7DATA10->PCIE_LOGIC_OUTS_B11_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA10" }, "PCIE_BOT.PCIE_PIPETX7DATA11->PCIE_LOGIC_OUTS_B15_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA11" }, "PCIE_BOT.PCIE_PIPETX7DATA12->PCIE_LOGIC_OUTS_B0_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA12" }, "PCIE_BOT.PCIE_PIPETX7DATA13->PCIE_LOGIC_OUTS_B4_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA13" }, "PCIE_BOT.PCIE_PIPETX7DATA14->PCIE_LOGIC_OUTS_B2_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA14" }, "PCIE_BOT.PCIE_PIPETX7DATA15->PCIE_LOGIC_OUTS_B6_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7DATA15" }, "PCIE_BOT.PCIE_PIPETX7ELECIDLE->PCIE_LOGIC_OUTS_B3_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7ELECIDLE" }, "PCIE_BOT.PCIE_PIPETX7POWERDOWN0->PCIE_LOGIC_OUTS_B1_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7POWERDOWN0" }, "PCIE_BOT.PCIE_PIPETX7POWERDOWN1->PCIE_LOGIC_OUTS_B7_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETX7POWERDOWN1" }, "PCIE_BOT.PCIE_PIPETXDEEMPH->PCIE_LOGIC_OUTS_B0_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETXDEEMPH" }, "PCIE_BOT.PCIE_PIPETXRATE->PCIE_LOGIC_OUTS_B19_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETXRATE" }, "PCIE_BOT.PCIE_PIPETXRCVRDET->PCIE_LOGIC_OUTS_B15_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETXRCVRDET" }, "PCIE_BOT.PCIE_PIPETXRESET->PCIE_LOGIC_OUTS_B9_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PIPETXRESET" }, "PCIE_BOT.PCIE_PL2L0REQ->PCIE_LOGIC_OUTS_B20_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PL2L0REQ" }, "PCIE_BOT.PCIE_PL2LINKUP->PCIE_LOGIC_OUTS_B8_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PL2LINKUP" }, "PCIE_BOT.PCIE_PL2RECEIVERERR->PCIE_LOGIC_OUTS_B10_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PL2RECEIVERERR" }, "PCIE_BOT.PCIE_PL2RXELECIDLE->PCIE_LOGIC_OUTS_B7_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PL2RXELECIDLE" }, "PCIE_BOT.PCIE_PL2RXPMSTATE0->PCIE_LOGIC_OUTS_B13_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PL2RXPMSTATE0" }, "PCIE_BOT.PCIE_PL2RXPMSTATE1->PCIE_LOGIC_OUTS_B19_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PL2RXPMSTATE1" }, "PCIE_BOT.PCIE_PLDBGVEC0->PCIE_LOGIC_OUTS_B22_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLDBGVEC0" }, "PCIE_BOT.PCIE_PLDBGVEC1->PCIE_LOGIC_OUTS_B23_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLDBGVEC1" }, "PCIE_BOT.PCIE_PLDBGVEC2->PCIE_LOGIC_OUTS_B23_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLDBGVEC2" }, "PCIE_BOT.PCIE_PLDBGVEC3->PCIE_LOGIC_OUTS_B22_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLDBGVEC3" }, "PCIE_BOT.PCIE_PLDBGVEC4->PCIE_LOGIC_OUTS_B23_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLDBGVEC4" }, "PCIE_BOT.PCIE_PLDBGVEC5->PCIE_LOGIC_OUTS_B22_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLDBGVEC5" }, "PCIE_BOT.PCIE_PLDBGVEC6->PCIE_LOGIC_OUTS_B23_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLDBGVEC6" }, "PCIE_BOT.PCIE_PLDBGVEC7->PCIE_LOGIC_OUTS_B23_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B23_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLDBGVEC7" }, "PCIE_BOT.PCIE_PLDBGVEC9->PCIE_LOGIC_OUTS_B20_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B20_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLDBGVEC9" }, "PCIE_BOT.PCIE_PLDBGVEC10->PCIE_LOGIC_OUTS_B21_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLDBGVEC10" }, "PCIE_BOT.PCIE_PLDBGVEC11->PCIE_LOGIC_OUTS_B22_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B22_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLDBGVEC11" }, "PCIE_BOT.PCIE_PLDIRECTEDCHANGEDONE->PCIE_LOGIC_OUTS_B0_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLDIRECTEDCHANGEDONE" }, "PCIE_BOT.PCIE_PLINITIALLINKWIDTH0->PCIE_LOGIC_OUTS_B8_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLINITIALLINKWIDTH0" }, "PCIE_BOT.PCIE_PLINITIALLINKWIDTH1->PCIE_LOGIC_OUTS_B9_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLINITIALLINKWIDTH1" }, "PCIE_BOT.PCIE_PLINITIALLINKWIDTH2->PCIE_LOGIC_OUTS_B10_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLINITIALLINKWIDTH2" }, "PCIE_BOT.PCIE_PLLANEREVERSALMODE0->PCIE_LOGIC_OUTS_B13_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLLANEREVERSALMODE0" }, "PCIE_BOT.PCIE_PLLANEREVERSALMODE1->PCIE_LOGIC_OUTS_B14_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLLANEREVERSALMODE1" }, "PCIE_BOT.PCIE_PLLINKGEN2CAP->PCIE_LOGIC_OUTS_B3_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLLINKGEN2CAP" }, "PCIE_BOT.PCIE_PLLINKPARTNERGEN2SUPPORTED->PCIE_LOGIC_OUTS_B5_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLLINKPARTNERGEN2SUPPORTED" }, "PCIE_BOT.PCIE_PLLINKUPCFGCAP->PCIE_LOGIC_OUTS_B2_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLLINKUPCFGCAP" }, "PCIE_BOT.PCIE_PLLTSSMSTATE0->PCIE_LOGIC_OUTS_B7_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLLTSSMSTATE0" }, "PCIE_BOT.PCIE_PLLTSSMSTATE1->PCIE_LOGIC_OUTS_B8_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLLTSSMSTATE1" }, "PCIE_BOT.PCIE_PLLTSSMSTATE2->PCIE_LOGIC_OUTS_B9_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLLTSSMSTATE2" }, "PCIE_BOT.PCIE_PLLTSSMSTATE3->PCIE_LOGIC_OUTS_B10_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLLTSSMSTATE3" }, "PCIE_BOT.PCIE_PLLTSSMSTATE4->PCIE_LOGIC_OUTS_B11_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLLTSSMSTATE4" }, "PCIE_BOT.PCIE_PLLTSSMSTATE5->PCIE_LOGIC_OUTS_B12_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLLTSSMSTATE5" }, "PCIE_BOT.PCIE_PLPHYLNKUPN->PCIE_LOGIC_OUTS_B15_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLPHYLNKUPN" }, "PCIE_BOT.PCIE_PLRECEIVEDHOTRST->PCIE_LOGIC_OUTS_B13_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLRECEIVEDHOTRST" }, "PCIE_BOT.PCIE_PLRXPMSTATE0->PCIE_LOGIC_OUTS_B0_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLRXPMSTATE0" }, "PCIE_BOT.PCIE_PLRXPMSTATE1->PCIE_LOGIC_OUTS_B1_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLRXPMSTATE1" }, "PCIE_BOT.PCIE_PLSELLNKRATE->PCIE_LOGIC_OUTS_B1_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLSELLNKRATE" }, "PCIE_BOT.PCIE_PLSELLNKWIDTH0->PCIE_LOGIC_OUTS_B3_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLSELLNKWIDTH0" }, "PCIE_BOT.PCIE_PLSELLNKWIDTH1->PCIE_LOGIC_OUTS_B5_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLSELLNKWIDTH1" }, "PCIE_BOT.PCIE_PLTXPMSTATE0->PCIE_LOGIC_OUTS_B17_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLTXPMSTATE0" }, "PCIE_BOT.PCIE_PLTXPMSTATE1->PCIE_LOGIC_OUTS_B18_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLTXPMSTATE1" }, "PCIE_BOT.PCIE_PLTXPMSTATE2->PCIE_LOGIC_OUTS_B19_L_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_PLTXPMSTATE2" }, "PCIE_BOT.PCIE_RECEIVEDFUNCLVLRSTN->PCIE_LOGIC_OUTS_B12_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_RECEIVEDFUNCLVLRSTN" }, "PCIE_BOT.PCIE_TL2ASPMSUSPENDCREDITCHECKOK->PCIE_LOGIC_OUTS_B7_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ASPMSUSPENDCREDITCHECKOK" }, "PCIE_BOT.PCIE_TL2ASPMSUSPENDREQ->PCIE_LOGIC_OUTS_B6_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ASPMSUSPENDREQ" }, "PCIE_BOT.PCIE_TL2ERRFCPE->PCIE_LOGIC_OUTS_B19_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B19_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRFCPE" }, "PCIE_BOT.PCIE_TL2ERRHDR0->PCIE_LOGIC_OUTS_B6_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR0" }, "PCIE_BOT.PCIE_TL2ERRHDR1->PCIE_LOGIC_OUTS_B7_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR1" }, "PCIE_BOT.PCIE_TL2ERRHDR2->PCIE_LOGIC_OUTS_B8_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR2" }, "PCIE_BOT.PCIE_TL2ERRHDR3->PCIE_LOGIC_OUTS_B10_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR3" }, "PCIE_BOT.PCIE_TL2ERRHDR4->PCIE_LOGIC_OUTS_B11_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR4" }, "PCIE_BOT.PCIE_TL2ERRHDR5->PCIE_LOGIC_OUTS_B12_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR5" }, "PCIE_BOT.PCIE_TL2ERRHDR6->PCIE_LOGIC_OUTS_B6_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR6" }, "PCIE_BOT.PCIE_TL2ERRHDR7->PCIE_LOGIC_OUTS_B7_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR7" }, "PCIE_BOT.PCIE_TL2ERRHDR8->PCIE_LOGIC_OUTS_B8_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR8" }, "PCIE_BOT.PCIE_TL2ERRHDR9->PCIE_LOGIC_OUTS_B9_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR9" }, "PCIE_BOT.PCIE_TL2ERRHDR10->PCIE_LOGIC_OUTS_B6_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR10" }, "PCIE_BOT.PCIE_TL2ERRHDR11->PCIE_LOGIC_OUTS_B9_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR11" }, "PCIE_BOT.PCIE_TL2ERRHDR12->PCIE_LOGIC_OUTS_B10_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR12" }, "PCIE_BOT.PCIE_TL2ERRHDR13->PCIE_LOGIC_OUTS_B11_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR13" }, "PCIE_BOT.PCIE_TL2ERRHDR14->PCIE_LOGIC_OUTS_B7_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR14" }, "PCIE_BOT.PCIE_TL2ERRHDR15->PCIE_LOGIC_OUTS_B8_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR15" }, "PCIE_BOT.PCIE_TL2ERRHDR16->PCIE_LOGIC_OUTS_B9_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR16" }, "PCIE_BOT.PCIE_TL2ERRHDR17->PCIE_LOGIC_OUTS_B11_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR17" }, "PCIE_BOT.PCIE_TL2ERRHDR18->PCIE_LOGIC_OUTS_B4_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR18" }, "PCIE_BOT.PCIE_TL2ERRHDR19->PCIE_LOGIC_OUTS_B8_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR19" }, "PCIE_BOT.PCIE_TL2ERRHDR20->PCIE_LOGIC_OUTS_B10_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR20" }, "PCIE_BOT.PCIE_TL2ERRHDR21->PCIE_LOGIC_OUTS_B12_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR21" }, "PCIE_BOT.PCIE_TL2ERRHDR22->PCIE_LOGIC_OUTS_B14_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR22" }, "PCIE_BOT.PCIE_TL2ERRHDR23->PCIE_LOGIC_OUTS_B15_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR23" }, "PCIE_BOT.PCIE_TL2ERRHDR24->PCIE_LOGIC_OUTS_B17_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR24" }, "PCIE_BOT.PCIE_TL2ERRHDR25->PCIE_LOGIC_OUTS_B12_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR25" }, "PCIE_BOT.PCIE_TL2ERRHDR26->PCIE_LOGIC_OUTS_B14_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR26" }, "PCIE_BOT.PCIE_TL2ERRHDR27->PCIE_LOGIC_OUTS_B16_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR27" }, "PCIE_BOT.PCIE_TL2ERRHDR28->PCIE_LOGIC_OUTS_B17_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR28" }, "PCIE_BOT.PCIE_TL2ERRHDR29->PCIE_LOGIC_OUTS_B12_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR29" }, "PCIE_BOT.PCIE_TL2ERRHDR30->PCIE_LOGIC_OUTS_B13_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR30" }, "PCIE_BOT.PCIE_TL2ERRHDR31->PCIE_LOGIC_OUTS_B14_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR31" }, "PCIE_BOT.PCIE_TL2ERRHDR32->PCIE_LOGIC_OUTS_B15_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR32" }, "PCIE_BOT.PCIE_TL2ERRHDR33->PCIE_LOGIC_OUTS_B8_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR33" }, "PCIE_BOT.PCIE_TL2ERRHDR34->PCIE_LOGIC_OUTS_B10_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR34" }, "PCIE_BOT.PCIE_TL2ERRHDR35->PCIE_LOGIC_OUTS_B12_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR35" }, "PCIE_BOT.PCIE_TL2ERRHDR36->PCIE_LOGIC_OUTS_B14_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR36" }, "PCIE_BOT.PCIE_TL2ERRHDR37->PCIE_LOGIC_OUTS_B15_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR37" }, "PCIE_BOT.PCIE_TL2ERRHDR38->PCIE_LOGIC_OUTS_B17_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR38" }, "PCIE_BOT.PCIE_TL2ERRHDR39->PCIE_LOGIC_OUTS_B12_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR39" }, "PCIE_BOT.PCIE_TL2ERRHDR40->PCIE_LOGIC_OUTS_B14_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR40" }, "PCIE_BOT.PCIE_TL2ERRHDR41->PCIE_LOGIC_OUTS_B16_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B16_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR41" }, "PCIE_BOT.PCIE_TL2ERRHDR42->PCIE_LOGIC_OUTS_B17_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR42" }, "PCIE_BOT.PCIE_TL2ERRHDR43->PCIE_LOGIC_OUTS_B8_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR43" }, "PCIE_BOT.PCIE_TL2ERRHDR44->PCIE_LOGIC_OUTS_B9_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR44" }, "PCIE_BOT.PCIE_TL2ERRHDR45->PCIE_LOGIC_OUTS_B10_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR45" }, "PCIE_BOT.PCIE_TL2ERRHDR46->PCIE_LOGIC_OUTS_B11_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR46" }, "PCIE_BOT.PCIE_TL2ERRHDR47->PCIE_LOGIC_OUTS_B8_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR47" }, "PCIE_BOT.PCIE_TL2ERRHDR48->PCIE_LOGIC_OUTS_B9_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR48" }, "PCIE_BOT.PCIE_TL2ERRHDR49->PCIE_LOGIC_OUTS_B10_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR49" }, "PCIE_BOT.PCIE_TL2ERRHDR50->PCIE_LOGIC_OUTS_B11_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR50" }, "PCIE_BOT.PCIE_TL2ERRHDR51->PCIE_LOGIC_OUTS_B8_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR51" }, "PCIE_BOT.PCIE_TL2ERRHDR52->PCIE_LOGIC_OUTS_B9_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR52" }, "PCIE_BOT.PCIE_TL2ERRHDR53->PCIE_LOGIC_OUTS_B10_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR53" }, "PCIE_BOT.PCIE_TL2ERRHDR54->PCIE_LOGIC_OUTS_B11_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR54" }, "PCIE_BOT.PCIE_TL2ERRHDR55->PCIE_LOGIC_OUTS_B12_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR55" }, "PCIE_BOT.PCIE_TL2ERRHDR56->PCIE_LOGIC_OUTS_B13_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR56" }, "PCIE_BOT.PCIE_TL2ERRHDR57->PCIE_LOGIC_OUTS_B14_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR57" }, "PCIE_BOT.PCIE_TL2ERRHDR58->PCIE_LOGIC_OUTS_B15_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR58" }, "PCIE_BOT.PCIE_TL2ERRHDR59->PCIE_LOGIC_OUTS_B8_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR59" }, "PCIE_BOT.PCIE_TL2ERRHDR60->PCIE_LOGIC_OUTS_B10_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR60" }, "PCIE_BOT.PCIE_TL2ERRHDR61->PCIE_LOGIC_OUTS_B12_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR61" }, "PCIE_BOT.PCIE_TL2ERRHDR62->PCIE_LOGIC_OUTS_B14_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR62" }, "PCIE_BOT.PCIE_TL2ERRHDR63->PCIE_LOGIC_OUTS_B15_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B15_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRHDR63" }, "PCIE_BOT.PCIE_TL2ERRMALFORMED->PCIE_LOGIC_OUTS_B17_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B17_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRMALFORMED" }, "PCIE_BOT.PCIE_TL2ERRRXOVERFLOW->PCIE_LOGIC_OUTS_B18_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B18_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2ERRRXOVERFLOW" }, "PCIE_BOT.PCIE_TL2PPMSUSPENDOK->PCIE_LOGIC_OUTS_B21_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B21_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TL2PPMSUSPENDOK" }, "PCIE_BOT.PCIE_TRNFCCPLD0->PCIE_LOGIC_OUTS_B7_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLD0" }, "PCIE_BOT.PCIE_TRNFCCPLD1->PCIE_LOGIC_OUTS_B4_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLD1" }, "PCIE_BOT.PCIE_TRNFCCPLD2->PCIE_LOGIC_OUTS_B5_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLD2" }, "PCIE_BOT.PCIE_TRNFCCPLD3->PCIE_LOGIC_OUTS_B6_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLD3" }, "PCIE_BOT.PCIE_TRNFCCPLD4->PCIE_LOGIC_OUTS_B7_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLD4" }, "PCIE_BOT.PCIE_TRNFCCPLD5->PCIE_LOGIC_OUTS_B4_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLD5" }, "PCIE_BOT.PCIE_TRNFCCPLD6->PCIE_LOGIC_OUTS_B5_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLD6" }, "PCIE_BOT.PCIE_TRNFCCPLD7->PCIE_LOGIC_OUTS_B6_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLD7" }, "PCIE_BOT.PCIE_TRNFCCPLD8->PCIE_LOGIC_OUTS_B7_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLD8" }, "PCIE_BOT.PCIE_TRNFCCPLD9->PCIE_LOGIC_OUTS_B8_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLD9" }, "PCIE_BOT.PCIE_TRNFCCPLD10->PCIE_LOGIC_OUTS_B9_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLD10" }, "PCIE_BOT.PCIE_TRNFCCPLD11->PCIE_LOGIC_OUTS_B10_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLD11" }, "PCIE_BOT.PCIE_TRNFCCPLH0->PCIE_LOGIC_OUTS_B14_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLH0" }, "PCIE_BOT.PCIE_TRNFCCPLH1->PCIE_LOGIC_OUTS_B6_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLH1" }, "PCIE_BOT.PCIE_TRNFCCPLH2->PCIE_LOGIC_OUTS_B7_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLH2" }, "PCIE_BOT.PCIE_TRNFCCPLH3->PCIE_LOGIC_OUTS_B8_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLH3" }, "PCIE_BOT.PCIE_TRNFCCPLH4->PCIE_LOGIC_OUTS_B10_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLH4" }, "PCIE_BOT.PCIE_TRNFCCPLH5->PCIE_LOGIC_OUTS_B4_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLH5" }, "PCIE_BOT.PCIE_TRNFCCPLH6->PCIE_LOGIC_OUTS_B5_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLH6" }, "PCIE_BOT.PCIE_TRNFCCPLH7->PCIE_LOGIC_OUTS_B6_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCCPLH7" }, "PCIE_BOT.PCIE_TRNFCNPD0->PCIE_LOGIC_OUTS_B10_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPD0" }, "PCIE_BOT.PCIE_TRNFCNPD1->PCIE_LOGIC_OUTS_B8_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPD1" }, "PCIE_BOT.PCIE_TRNFCNPD2->PCIE_LOGIC_OUTS_B9_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPD2" }, "PCIE_BOT.PCIE_TRNFCNPD3->PCIE_LOGIC_OUTS_B10_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPD3" }, "PCIE_BOT.PCIE_TRNFCNPD4->PCIE_LOGIC_OUTS_B11_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPD4" }, "PCIE_BOT.PCIE_TRNFCNPD5->PCIE_LOGIC_OUTS_B4_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPD5" }, "PCIE_BOT.PCIE_TRNFCNPD6->PCIE_LOGIC_OUTS_B5_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPD6" }, "PCIE_BOT.PCIE_TRNFCNPD7->PCIE_LOGIC_OUTS_B6_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPD7" }, "PCIE_BOT.PCIE_TRNFCNPD8->PCIE_LOGIC_OUTS_B7_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPD8" }, "PCIE_BOT.PCIE_TRNFCNPD9->PCIE_LOGIC_OUTS_B11_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPD9" }, "PCIE_BOT.PCIE_TRNFCNPD10->PCIE_LOGIC_OUTS_B12_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPD10" }, "PCIE_BOT.PCIE_TRNFCNPD11->PCIE_LOGIC_OUTS_B13_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPD11" }, "PCIE_BOT.PCIE_TRNFCNPH0->PCIE_LOGIC_OUTS_B7_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPH0" }, "PCIE_BOT.PCIE_TRNFCNPH1->PCIE_LOGIC_OUTS_B11_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPH1" }, "PCIE_BOT.PCIE_TRNFCNPH2->PCIE_LOGIC_OUTS_B12_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPH2" }, "PCIE_BOT.PCIE_TRNFCNPH3->PCIE_LOGIC_OUTS_B13_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPH3" }, "PCIE_BOT.PCIE_TRNFCNPH4->PCIE_LOGIC_OUTS_B14_L_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPH4" }, "PCIE_BOT.PCIE_TRNFCNPH5->PCIE_LOGIC_OUTS_B6_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPH5" }, "PCIE_BOT.PCIE_TRNFCNPH6->PCIE_LOGIC_OUTS_B7_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPH6" }, "PCIE_BOT.PCIE_TRNFCNPH7->PCIE_LOGIC_OUTS_B8_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCNPH7" }, "PCIE_BOT.PCIE_TRNFCPD0->PCIE_LOGIC_OUTS_B5_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPD0" }, "PCIE_BOT.PCIE_TRNFCPD1->PCIE_LOGIC_OUTS_B8_R_2": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_2", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPD1" }, "PCIE_BOT.PCIE_TRNFCPD2->PCIE_LOGIC_OUTS_B0_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPD2" }, "PCIE_BOT.PCIE_TRNFCPD3->PCIE_LOGIC_OUTS_B1_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPD3" }, "PCIE_BOT.PCIE_TRNFCPD4->PCIE_LOGIC_OUTS_B2_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPD4" }, "PCIE_BOT.PCIE_TRNFCPD5->PCIE_LOGIC_OUTS_B3_R_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPD5" }, "PCIE_BOT.PCIE_TRNFCPD6->PCIE_LOGIC_OUTS_B5_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPD6" }, "PCIE_BOT.PCIE_TRNFCPD7->PCIE_LOGIC_OUTS_B7_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPD7" }, "PCIE_BOT.PCIE_TRNFCPD8->PCIE_LOGIC_OUTS_B8_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPD8" }, "PCIE_BOT.PCIE_TRNFCPD9->PCIE_LOGIC_OUTS_B4_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPD9" }, "PCIE_BOT.PCIE_TRNFCPD10->PCIE_LOGIC_OUTS_B5_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPD10" }, "PCIE_BOT.PCIE_TRNFCPD11->PCIE_LOGIC_OUTS_B6_L_1": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_1", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPD11" }, "PCIE_BOT.PCIE_TRNFCPH0->PCIE_LOGIC_OUTS_B2_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPH0" }, "PCIE_BOT.PCIE_TRNFCPH1->PCIE_LOGIC_OUTS_B6_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPH1" }, "PCIE_BOT.PCIE_TRNFCPH2->PCIE_LOGIC_OUTS_B2_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPH2" }, "PCIE_BOT.PCIE_TRNFCPH3->PCIE_LOGIC_OUTS_B3_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPH3" }, "PCIE_BOT.PCIE_TRNFCPH4->PCIE_LOGIC_OUTS_B4_R_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPH4" }, "PCIE_BOT.PCIE_TRNFCPH5->PCIE_LOGIC_OUTS_B5_R_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPH5" }, "PCIE_BOT.PCIE_TRNFCPH6->PCIE_LOGIC_OUTS_B0_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPH6" }, "PCIE_BOT.PCIE_TRNFCPH7->PCIE_LOGIC_OUTS_B4_R_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNFCPH7" }, "PCIE_BOT.PCIE_TRNLNKUP->PCIE_LOGIC_OUTS_B0_R_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNLNKUP" }, "PCIE_BOT.PCIE_TRNRBARHIT0->PCIE_LOGIC_OUTS_B0_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRBARHIT0" }, "PCIE_BOT.PCIE_TRNRBARHIT1->PCIE_LOGIC_OUTS_B1_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRBARHIT1" }, "PCIE_BOT.PCIE_TRNRBARHIT2->PCIE_LOGIC_OUTS_B2_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRBARHIT2" }, "PCIE_BOT.PCIE_TRNRBARHIT3->PCIE_LOGIC_OUTS_B3_R_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRBARHIT3" }, "PCIE_BOT.PCIE_TRNRBARHIT4->PCIE_LOGIC_OUTS_B1_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRBARHIT4" }, "PCIE_BOT.PCIE_TRNRBARHIT5->PCIE_LOGIC_OUTS_B2_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRBARHIT5" }, "PCIE_BOT.PCIE_TRNRBARHIT6->PCIE_LOGIC_OUTS_B3_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRBARHIT6" }, "PCIE_BOT.PCIE_TRNRBARHIT7->PCIE_LOGIC_OUTS_B6_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRBARHIT7" }, "PCIE_BOT.PCIE_TRNRD0->PCIE_LOGIC_OUTS_B1_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD0" }, "PCIE_BOT.PCIE_TRNRD1->PCIE_LOGIC_OUTS_B2_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD1" }, "PCIE_BOT.PCIE_TRNRD2->PCIE_LOGIC_OUTS_B3_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD2" }, "PCIE_BOT.PCIE_TRNRD3->PCIE_LOGIC_OUTS_B5_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD3" }, "PCIE_BOT.PCIE_TRNRD4->PCIE_LOGIC_OUTS_B8_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD4" }, "PCIE_BOT.PCIE_TRNRD5->PCIE_LOGIC_OUTS_B9_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD5" }, "PCIE_BOT.PCIE_TRNRD6->PCIE_LOGIC_OUTS_B10_L_6": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_6", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD6" }, "PCIE_BOT.PCIE_TRNRD7->PCIE_LOGIC_OUTS_B0_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD7" }, "PCIE_BOT.PCIE_TRNRD8->PCIE_LOGIC_OUTS_B2_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD8" }, "PCIE_BOT.PCIE_TRNRD9->PCIE_LOGIC_OUTS_B4_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD9" }, "PCIE_BOT.PCIE_TRNRD10->PCIE_LOGIC_OUTS_B5_L_7": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_7", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD10" }, "PCIE_BOT.PCIE_TRNRD11->PCIE_LOGIC_OUTS_B0_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD11" }, "PCIE_BOT.PCIE_TRNRD12->PCIE_LOGIC_OUTS_B1_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD12" }, "PCIE_BOT.PCIE_TRNRD13->PCIE_LOGIC_OUTS_B2_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD13" }, "PCIE_BOT.PCIE_TRNRD14->PCIE_LOGIC_OUTS_B3_L_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD14" }, "PCIE_BOT.PCIE_TRNRD15->PCIE_LOGIC_OUTS_B0_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD15" }, "PCIE_BOT.PCIE_TRNRD16->PCIE_LOGIC_OUTS_B1_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD16" }, "PCIE_BOT.PCIE_TRNRD17->PCIE_LOGIC_OUTS_B2_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD17" }, "PCIE_BOT.PCIE_TRNRD18->PCIE_LOGIC_OUTS_B3_L_9": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_9", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD18" }, "PCIE_BOT.PCIE_TRNRD19->PCIE_LOGIC_OUTS_B0_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD19" }, "PCIE_BOT.PCIE_TRNRD20->PCIE_LOGIC_OUTS_B1_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD20" }, "PCIE_BOT.PCIE_TRNRD21->PCIE_LOGIC_OUTS_B2_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD21" }, "PCIE_BOT.PCIE_TRNRD22->PCIE_LOGIC_OUTS_B3_L_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD22" }, "PCIE_BOT.PCIE_TRNRD23->PCIE_LOGIC_OUTS_B1_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD23" }, "PCIE_BOT.PCIE_TRNRD24->PCIE_LOGIC_OUTS_B3_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD24" }, "PCIE_BOT.PCIE_TRNRD25->PCIE_LOGIC_OUTS_B5_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD25" }, "PCIE_BOT.PCIE_TRNRD26->PCIE_LOGIC_OUTS_B7_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD26" }, "PCIE_BOT.PCIE_TRNRD27->PCIE_LOGIC_OUTS_B0_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD27" }, "PCIE_BOT.PCIE_TRNRD28->PCIE_LOGIC_OUTS_B1_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD28" }, "PCIE_BOT.PCIE_TRNRD29->PCIE_LOGIC_OUTS_B2_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD29" }, "PCIE_BOT.PCIE_TRNRD30->PCIE_LOGIC_OUTS_B3_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD30" }, "PCIE_BOT.PCIE_TRNRD31->PCIE_LOGIC_OUTS_B5_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD31" }, "PCIE_BOT.PCIE_TRNRD32->PCIE_LOGIC_OUTS_B8_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD32" }, "PCIE_BOT.PCIE_TRNRD33->PCIE_LOGIC_OUTS_B9_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD33" }, "PCIE_BOT.PCIE_TRNRD34->PCIE_LOGIC_OUTS_B10_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD34" }, "PCIE_BOT.PCIE_TRNRD35->PCIE_LOGIC_OUTS_B0_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD35" }, "PCIE_BOT.PCIE_TRNRD36->PCIE_LOGIC_OUTS_B2_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD36" }, "PCIE_BOT.PCIE_TRNRD37->PCIE_LOGIC_OUTS_B4_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD37" }, "PCIE_BOT.PCIE_TRNRD38->PCIE_LOGIC_OUTS_B5_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD38" }, "PCIE_BOT.PCIE_TRNRD39->PCIE_LOGIC_OUTS_B1_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD39" }, "PCIE_BOT.PCIE_TRNRD40->PCIE_LOGIC_OUTS_B3_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD40" }, "PCIE_BOT.PCIE_TRNRD41->PCIE_LOGIC_OUTS_B5_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD41" }, "PCIE_BOT.PCIE_TRNRD42->PCIE_LOGIC_OUTS_B7_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD42" }, "PCIE_BOT.PCIE_TRNRD43->PCIE_LOGIC_OUTS_B0_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD43" }, "PCIE_BOT.PCIE_TRNRD44->PCIE_LOGIC_OUTS_B1_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD44" }, "PCIE_BOT.PCIE_TRNRD45->PCIE_LOGIC_OUTS_B2_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD45" }, "PCIE_BOT.PCIE_TRNRD46->PCIE_LOGIC_OUTS_B3_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD46" }, "PCIE_BOT.PCIE_TRNRD47->PCIE_LOGIC_OUTS_B5_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD47" }, "PCIE_BOT.PCIE_TRNRD48->PCIE_LOGIC_OUTS_B8_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD48" }, "PCIE_BOT.PCIE_TRNRD49->PCIE_LOGIC_OUTS_B9_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD49" }, "PCIE_BOT.PCIE_TRNRD50->PCIE_LOGIC_OUTS_B10_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD50" }, "PCIE_BOT.PCIE_TRNRD51->PCIE_LOGIC_OUTS_B0_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD51" }, "PCIE_BOT.PCIE_TRNRD52->PCIE_LOGIC_OUTS_B2_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD52" }, "PCIE_BOT.PCIE_TRNRD53->PCIE_LOGIC_OUTS_B4_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD53" }, "PCIE_BOT.PCIE_TRNRD54->PCIE_LOGIC_OUTS_B5_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD54" }, "PCIE_BOT.PCIE_TRNRD55->PCIE_LOGIC_OUTS_B0_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD55" }, "PCIE_BOT.PCIE_TRNRD56->PCIE_LOGIC_OUTS_B1_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD56" }, "PCIE_BOT.PCIE_TRNRD57->PCIE_LOGIC_OUTS_B2_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD57" }, "PCIE_BOT.PCIE_TRNRD58->PCIE_LOGIC_OUTS_B3_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD58" }, "PCIE_BOT.PCIE_TRNRD99->PCIE_LOGIC_OUTS_B1_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD99" }, "PCIE_BOT.PCIE_TRNRD100->PCIE_LOGIC_OUTS_B3_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD100" }, "PCIE_BOT.PCIE_TRNRD101->PCIE_LOGIC_OUTS_B4_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD101" }, "PCIE_BOT.PCIE_TRNRD102->PCIE_LOGIC_OUTS_B6_R_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_R_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD102" }, "PCIE_BOT.PCIE_TRNRD103->PCIE_LOGIC_OUTS_B0_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD103" }, "PCIE_BOT.PCIE_TRNRD104->PCIE_LOGIC_OUTS_B2_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD104" }, "PCIE_BOT.PCIE_TRNRD105->PCIE_LOGIC_OUTS_B5_R_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD105" }, "PCIE_BOT.PCIE_TRNRD106->PCIE_LOGIC_OUTS_B5_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD106" }, "PCIE_BOT.PCIE_TRNRD107->PCIE_LOGIC_OUTS_B8_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD107" }, "PCIE_BOT.PCIE_TRNRD108->PCIE_LOGIC_OUTS_B9_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD108" }, "PCIE_BOT.PCIE_TRNRD109->PCIE_LOGIC_OUTS_B10_R_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD109" }, "PCIE_BOT.PCIE_TRNRD110->PCIE_LOGIC_OUTS_B0_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD110" }, "PCIE_BOT.PCIE_TRNRD111->PCIE_LOGIC_OUTS_B1_R_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD111" }, "PCIE_BOT.PCIE_TRNRD112->PCIE_LOGIC_OUTS_B3_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD112" }, "PCIE_BOT.PCIE_TRNRD113->PCIE_LOGIC_OUTS_B5_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD113" }, "PCIE_BOT.PCIE_TRNRD114->PCIE_LOGIC_OUTS_B7_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD114" }, "PCIE_BOT.PCIE_TRNRD115->PCIE_LOGIC_OUTS_B8_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD115" }, "PCIE_BOT.PCIE_TRNRD116->PCIE_LOGIC_OUTS_B0_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD116" }, "PCIE_BOT.PCIE_TRNRD117->PCIE_LOGIC_OUTS_B2_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD117" }, "PCIE_BOT.PCIE_TRNRD118->PCIE_LOGIC_OUTS_B4_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD118" }, "PCIE_BOT.PCIE_TRNRD119->PCIE_LOGIC_OUTS_B5_R_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD119" }, "PCIE_BOT.PCIE_TRNRD120->PCIE_LOGIC_OUTS_B5_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD120" }, "PCIE_BOT.PCIE_TRNRD121->PCIE_LOGIC_OUTS_B8_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD121" }, "PCIE_BOT.PCIE_TRNRD122->PCIE_LOGIC_OUTS_B9_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD122" }, "PCIE_BOT.PCIE_TRNRD123->PCIE_LOGIC_OUTS_B10_R_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_R_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD123" }, "PCIE_BOT.PCIE_TRNRD124->PCIE_LOGIC_OUTS_B0_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD124" }, "PCIE_BOT.PCIE_TRNRD125->PCIE_LOGIC_OUTS_B1_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD125" }, "PCIE_BOT.PCIE_TRNRD126->PCIE_LOGIC_OUTS_B2_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD126" }, "PCIE_BOT.PCIE_TRNRD127->PCIE_LOGIC_OUTS_B3_R_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRD127" }, "PCIE_BOT.PCIE_TRNRDLLPDATA0->PCIE_LOGIC_OUTS_B4_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA0" }, "PCIE_BOT.PCIE_TRNRDLLPDATA1->PCIE_LOGIC_OUTS_B5_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA1" }, "PCIE_BOT.PCIE_TRNRDLLPDATA2->PCIE_LOGIC_OUTS_B6_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA2" }, "PCIE_BOT.PCIE_TRNRDLLPDATA3->PCIE_LOGIC_OUTS_B7_L_12": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_12", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA3" }, "PCIE_BOT.PCIE_TRNRDLLPDATA4->PCIE_LOGIC_OUTS_B11_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA4" }, "PCIE_BOT.PCIE_TRNRDLLPDATA5->PCIE_LOGIC_OUTS_B12_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA5" }, "PCIE_BOT.PCIE_TRNRDLLPDATA6->PCIE_LOGIC_OUTS_B13_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA6" }, "PCIE_BOT.PCIE_TRNRDLLPDATA7->PCIE_LOGIC_OUTS_B14_L_13": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_13", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA7" }, "PCIE_BOT.PCIE_TRNRDLLPDATA8->PCIE_LOGIC_OUTS_B6_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA8" }, "PCIE_BOT.PCIE_TRNRDLLPDATA9->PCIE_LOGIC_OUTS_B7_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA9" }, "PCIE_BOT.PCIE_TRNRDLLPDATA10->PCIE_LOGIC_OUTS_B8_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA10" }, "PCIE_BOT.PCIE_TRNRDLLPDATA11->PCIE_LOGIC_OUTS_B10_L_14": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_14", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA11" }, "PCIE_BOT.PCIE_TRNRDLLPDATA12->PCIE_LOGIC_OUTS_B8_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA12" }, "PCIE_BOT.PCIE_TRNRDLLPDATA13->PCIE_LOGIC_OUTS_B9_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B9_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA13" }, "PCIE_BOT.PCIE_TRNRDLLPDATA14->PCIE_LOGIC_OUTS_B10_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA14" }, "PCIE_BOT.PCIE_TRNRDLLPDATA15->PCIE_LOGIC_OUTS_B11_L_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA15" }, "PCIE_BOT.PCIE_TRNRDLLPDATA16->PCIE_LOGIC_OUTS_B4_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA16" }, "PCIE_BOT.PCIE_TRNRDLLPDATA17->PCIE_LOGIC_OUTS_B5_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA17" }, "PCIE_BOT.PCIE_TRNRDLLPDATA18->PCIE_LOGIC_OUTS_B6_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA18" }, "PCIE_BOT.PCIE_TRNRDLLPDATA19->PCIE_LOGIC_OUTS_B7_L_16": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_16", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA19" }, "PCIE_BOT.PCIE_TRNRDLLPDATA20->PCIE_LOGIC_OUTS_B11_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA20" }, "PCIE_BOT.PCIE_TRNRDLLPDATA21->PCIE_LOGIC_OUTS_B12_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA21" }, "PCIE_BOT.PCIE_TRNRDLLPDATA22->PCIE_LOGIC_OUTS_B13_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B13_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA22" }, "PCIE_BOT.PCIE_TRNRDLLPDATA23->PCIE_LOGIC_OUTS_B14_L_17": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B14_L_17", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA23" }, "PCIE_BOT.PCIE_TRNRDLLPDATA24->PCIE_LOGIC_OUTS_B6_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA24" }, "PCIE_BOT.PCIE_TRNRDLLPDATA25->PCIE_LOGIC_OUTS_B7_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA25" }, "PCIE_BOT.PCIE_TRNRDLLPDATA26->PCIE_LOGIC_OUTS_B8_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B8_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA26" }, "PCIE_BOT.PCIE_TRNRDLLPDATA27->PCIE_LOGIC_OUTS_B10_L_18": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B10_L_18", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA27" }, "PCIE_BOT.PCIE_TRNRDLLPDATA28->PCIE_LOGIC_OUTS_B4_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA28" }, "PCIE_BOT.PCIE_TRNRDLLPDATA29->PCIE_LOGIC_OUTS_B5_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA29" }, "PCIE_BOT.PCIE_TRNRDLLPDATA30->PCIE_LOGIC_OUTS_B6_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B6_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA30" }, "PCIE_BOT.PCIE_TRNRDLLPDATA31->PCIE_LOGIC_OUTS_B7_L_19": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_19", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRDLLPDATA31" }, "PCIE_BOT.PCIE_TRNRECRCERR->PCIE_LOGIC_OUTS_B4_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRECRCERR" }, "PCIE_BOT.PCIE_TRNREOF->PCIE_LOGIC_OUTS_B7_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNREOF" }, "PCIE_BOT.PCIE_TRNRERRFWD->PCIE_LOGIC_OUTS_B5_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRERRFWD" }, "PCIE_BOT.PCIE_TRNRREM0->PCIE_LOGIC_OUTS_B1_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRREM0" }, "PCIE_BOT.PCIE_TRNRREM1->PCIE_LOGIC_OUTS_B3_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRREM1" }, "PCIE_BOT.PCIE_TRNRSOF->PCIE_LOGIC_OUTS_B5_R_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_R_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRSOF" }, "PCIE_BOT.PCIE_TRNRSRCDSC->PCIE_LOGIC_OUTS_B3_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRSRCDSC" }, "PCIE_BOT.PCIE_TRNRSRCRDY->PCIE_LOGIC_OUTS_B0_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNRSRCRDY" }, "PCIE_BOT.PCIE_TRNTBUFAV0->PCIE_LOGIC_OUTS_B4_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B4_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNTBUFAV0" }, "PCIE_BOT.PCIE_TRNTBUFAV1->PCIE_LOGIC_OUTS_B5_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNTBUFAV1" }, "PCIE_BOT.PCIE_TRNTBUFAV2->PCIE_LOGIC_OUTS_B1_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNTBUFAV2" }, "PCIE_BOT.PCIE_TRNTBUFAV3->PCIE_LOGIC_OUTS_B3_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNTBUFAV3" }, "PCIE_BOT.PCIE_TRNTBUFAV4->PCIE_LOGIC_OUTS_B5_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B5_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNTBUFAV4" }, "PCIE_BOT.PCIE_TRNTBUFAV5->PCIE_LOGIC_OUTS_B7_L_4": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B7_L_4", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNTBUFAV5" }, "PCIE_BOT.PCIE_TRNTCFGREQ->PCIE_LOGIC_OUTS_B0_L_5": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B0_L_5", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNTCFGREQ" }, "PCIE_BOT.PCIE_TRNTDLLPDSTRDY->PCIE_LOGIC_OUTS_B11_L_11": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B11_L_11", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNTDLLPDSTRDY" }, "PCIE_BOT.PCIE_TRNTDSTRDY0->PCIE_LOGIC_OUTS_B1_R_10": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_10", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNTDSTRDY0" }, "PCIE_BOT.PCIE_TRNTDSTRDY1->PCIE_LOGIC_OUTS_B1_R_15": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B1_R_15", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNTDSTRDY1" }, "PCIE_BOT.PCIE_TRNTDSTRDY2->PCIE_LOGIC_OUTS_B3_R_0": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B3_R_0", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNTDSTRDY2" }, "PCIE_BOT.PCIE_TRNTERRDROP->PCIE_LOGIC_OUTS_B2_L_3": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B2_L_3", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_TRNTERRDROP" }, "PCIE_BOT.PCIE_USERRSTN->PCIE_LOGIC_OUTS_B12_R_8": { "can_invert": "0", "dst_to_src": { "delay": null, "in_cap": null, "res": "0.000" }, "dst_wire": "PCIE_LOGIC_OUTS_B12_R_8", "is_directional": "1", "is_pass_transistor": 1, "is_pseudo": "0", "src_to_dst": { "delay": null, "in_cap": null, "res": "0.000" }, "src_wire": "PCIE_USERRSTN" } }, "sites": [ { "name": "X0Y0", "prefix": "PCIE", "site_pins": { "CFGAERECRCCHECKEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGAERECRCCHECKEN" }, "CFGAERECRCGENEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGAERECRCGENEN" }, "CFGAERINTERRUPTMSGNUM0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGAERINTERRUPTMSGNUM0" }, "CFGAERINTERRUPTMSGNUM1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGAERINTERRUPTMSGNUM1" }, "CFGAERINTERRUPTMSGNUM2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGAERINTERRUPTMSGNUM2" }, "CFGAERINTERRUPTMSGNUM3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGAERINTERRUPTMSGNUM3" }, "CFGAERINTERRUPTMSGNUM4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGAERINTERRUPTMSGNUM4" }, "CFGAERROOTERRCORRERRRECEIVED": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGAERROOTERRCORRERRRECEIVED" }, "CFGAERROOTERRCORRERRREPORTINGEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGAERROOTERRCORRERRREPORTINGEN" }, "CFGAERROOTERRFATALERRRECEIVED": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGAERROOTERRFATALERRRECEIVED" }, "CFGAERROOTERRFATALERRREPORTINGEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGAERROOTERRFATALERRREPORTINGEN" }, "CFGAERROOTERRNONFATALERRRECEIVED": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGAERROOTERRNONFATALERRRECEIVED" }, "CFGAERROOTERRNONFATALERRREPORTINGEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGAERROOTERRNONFATALERRREPORTINGEN" }, "CFGBRIDGESERREN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGBRIDGESERREN" }, "CFGCOMMANDBUSMASTERENABLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGCOMMANDBUSMASTERENABLE" }, "CFGCOMMANDINTERRUPTDISABLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGCOMMANDINTERRUPTDISABLE" }, "CFGCOMMANDIOENABLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGCOMMANDIOENABLE" }, "CFGCOMMANDMEMENABLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGCOMMANDMEMENABLE" }, "CFGCOMMANDSERREN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGCOMMANDSERREN" }, "CFGDEVCONTROL2ARIFORWARDEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROL2ARIFORWARDEN" }, "CFGDEVCONTROL2ATOMICEGRESSBLOCK": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROL2ATOMICEGRESSBLOCK" }, "CFGDEVCONTROL2ATOMICREQUESTEREN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROL2ATOMICREQUESTEREN" }, "CFGDEVCONTROL2CPLTIMEOUTDIS": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROL2CPLTIMEOUTDIS" }, "CFGDEVCONTROL2CPLTIMEOUTVAL0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL0" }, "CFGDEVCONTROL2CPLTIMEOUTVAL1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL1" }, "CFGDEVCONTROL2CPLTIMEOUTVAL2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL2" }, "CFGDEVCONTROL2CPLTIMEOUTVAL3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL3" }, "CFGDEVCONTROL2IDOCPLEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROL2IDOCPLEN" }, "CFGDEVCONTROL2IDOREQEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROL2IDOREQEN" }, "CFGDEVCONTROL2LTREN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROL2LTREN" }, "CFGDEVCONTROL2TLPPREFIXBLOCK": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROL2TLPPREFIXBLOCK" }, "CFGDEVCONTROLAUXPOWEREN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLAUXPOWEREN" }, "CFGDEVCONTROLCORRERRREPORTINGEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLCORRERRREPORTINGEN" }, "CFGDEVCONTROLENABLERO": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLENABLERO" }, "CFGDEVCONTROLEXTTAGEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLEXTTAGEN" }, "CFGDEVCONTROLFATALERRREPORTINGEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLFATALERRREPORTINGEN" }, "CFGDEVCONTROLMAXPAYLOAD0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLMAXPAYLOAD0" }, "CFGDEVCONTROLMAXPAYLOAD1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLMAXPAYLOAD1" }, "CFGDEVCONTROLMAXPAYLOAD2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLMAXPAYLOAD2" }, "CFGDEVCONTROLMAXREADREQ0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLMAXREADREQ0" }, "CFGDEVCONTROLMAXREADREQ1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLMAXREADREQ1" }, "CFGDEVCONTROLMAXREADREQ2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLMAXREADREQ2" }, "CFGDEVCONTROLNONFATALREPORTINGEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLNONFATALREPORTINGEN" }, "CFGDEVCONTROLNOSNOOPEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLNOSNOOPEN" }, "CFGDEVCONTROLPHANTOMEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLPHANTOMEN" }, "CFGDEVCONTROLURERRREPORTINGEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVCONTROLURERRREPORTINGEN" }, "CFGDEVID0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID0" }, "CFGDEVID1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID1" }, "CFGDEVID2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID2" }, "CFGDEVID3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID3" }, "CFGDEVID4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID4" }, "CFGDEVID5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID5" }, "CFGDEVID6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID6" }, "CFGDEVID7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID7" }, "CFGDEVID8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID8" }, "CFGDEVID9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID9" }, "CFGDEVID10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID10" }, "CFGDEVID11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID11" }, "CFGDEVID12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID12" }, "CFGDEVID13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID13" }, "CFGDEVID14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID14" }, "CFGDEVID15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDEVID15" }, "CFGDEVSTATUSCORRERRDETECTED": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVSTATUSCORRERRDETECTED" }, "CFGDEVSTATUSFATALERRDETECTED": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVSTATUSFATALERRDETECTED" }, "CFGDEVSTATUSNONFATALERRDETECTED": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVSTATUSNONFATALERRDETECTED" }, "CFGDEVSTATUSURDETECTED": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGDEVSTATUSURDETECTED" }, "CFGDSBUSNUMBER0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSBUSNUMBER0" }, "CFGDSBUSNUMBER1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSBUSNUMBER1" }, "CFGDSBUSNUMBER2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSBUSNUMBER2" }, "CFGDSBUSNUMBER3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSBUSNUMBER3" }, "CFGDSBUSNUMBER4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSBUSNUMBER4" }, "CFGDSBUSNUMBER5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSBUSNUMBER5" }, "CFGDSBUSNUMBER6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSBUSNUMBER6" }, "CFGDSBUSNUMBER7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSBUSNUMBER7" }, "CFGDSDEVICENUMBER0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSDEVICENUMBER0" }, "CFGDSDEVICENUMBER1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSDEVICENUMBER1" }, "CFGDSDEVICENUMBER2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSDEVICENUMBER2" }, "CFGDSDEVICENUMBER3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSDEVICENUMBER3" }, "CFGDSDEVICENUMBER4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSDEVICENUMBER4" }, "CFGDSFUNCTIONNUMBER0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSFUNCTIONNUMBER0" }, "CFGDSFUNCTIONNUMBER1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSFUNCTIONNUMBER1" }, "CFGDSFUNCTIONNUMBER2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSFUNCTIONNUMBER2" }, "CFGDSN0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN0" }, "CFGDSN1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN1" }, "CFGDSN2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN2" }, "CFGDSN3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN3" }, "CFGDSN4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN4" }, "CFGDSN5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN5" }, "CFGDSN6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN6" }, "CFGDSN7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN7" }, "CFGDSN8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN8" }, "CFGDSN9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN9" }, "CFGDSN10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN10" }, "CFGDSN11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN11" }, "CFGDSN12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN12" }, "CFGDSN13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN13" }, "CFGDSN14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN14" }, "CFGDSN15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN15" }, "CFGDSN16": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN16" }, "CFGDSN17": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN17" }, "CFGDSN18": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN18" }, "CFGDSN19": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN19" }, "CFGDSN20": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN20" }, "CFGDSN21": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN21" }, "CFGDSN22": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN22" }, "CFGDSN23": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN23" }, "CFGDSN24": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN24" }, "CFGDSN25": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN25" }, "CFGDSN26": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN26" }, "CFGDSN27": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN27" }, "CFGDSN28": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN28" }, "CFGDSN29": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN29" }, "CFGDSN30": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN30" }, "CFGDSN31": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN31" }, "CFGDSN32": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN32" }, "CFGDSN33": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN33" }, "CFGDSN34": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN34" }, "CFGDSN35": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN35" }, "CFGDSN36": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN36" }, "CFGDSN37": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN37" }, "CFGDSN38": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN38" }, "CFGDSN39": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN39" }, "CFGDSN40": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN40" }, "CFGDSN41": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN41" }, "CFGDSN42": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN42" }, "CFGDSN43": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN43" }, "CFGDSN44": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN44" }, "CFGDSN45": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN45" }, "CFGDSN46": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN46" }, "CFGDSN47": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN47" }, "CFGDSN48": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN48" }, "CFGDSN49": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN49" }, "CFGDSN50": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN50" }, "CFGDSN51": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN51" }, "CFGDSN52": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN52" }, "CFGDSN53": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN53" }, "CFGDSN54": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN54" }, "CFGDSN55": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN55" }, "CFGDSN56": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN56" }, "CFGDSN57": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN57" }, "CFGDSN58": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN58" }, "CFGDSN59": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN59" }, "CFGDSN60": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN60" }, "CFGDSN61": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN61" }, "CFGDSN62": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN62" }, "CFGDSN63": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGDSN63" }, "CFGERRACSN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRACSN" }, "CFGERRAERHEADERLOG0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG0" }, "CFGERRAERHEADERLOG1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG1" }, "CFGERRAERHEADERLOG2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG2" }, "CFGERRAERHEADERLOG3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG3" }, "CFGERRAERHEADERLOG4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG4" }, "CFGERRAERHEADERLOG5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG5" }, "CFGERRAERHEADERLOG6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG6" }, "CFGERRAERHEADERLOG7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG7" }, "CFGERRAERHEADERLOG8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG8" }, "CFGERRAERHEADERLOG9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG9" }, "CFGERRAERHEADERLOG10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG10" }, "CFGERRAERHEADERLOG11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG11" }, "CFGERRAERHEADERLOG12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG12" }, "CFGERRAERHEADERLOG13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG13" }, "CFGERRAERHEADERLOG14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG14" }, "CFGERRAERHEADERLOG15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG15" }, "CFGERRAERHEADERLOG16": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG16" }, "CFGERRAERHEADERLOG17": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG17" }, "CFGERRAERHEADERLOG18": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG18" }, "CFGERRAERHEADERLOG19": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG19" }, "CFGERRAERHEADERLOG20": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG20" }, "CFGERRAERHEADERLOG21": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG21" }, "CFGERRAERHEADERLOG22": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG22" }, "CFGERRAERHEADERLOG23": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG23" }, "CFGERRAERHEADERLOG24": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG24" }, "CFGERRAERHEADERLOG25": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG25" }, "CFGERRAERHEADERLOG26": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG26" }, "CFGERRAERHEADERLOG27": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG27" }, "CFGERRAERHEADERLOG28": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG28" }, "CFGERRAERHEADERLOG29": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG29" }, "CFGERRAERHEADERLOG30": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG30" }, "CFGERRAERHEADERLOG31": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG31" }, "CFGERRAERHEADERLOG32": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG32" }, "CFGERRAERHEADERLOG33": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG33" }, "CFGERRAERHEADERLOG34": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG34" }, "CFGERRAERHEADERLOG35": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG35" }, "CFGERRAERHEADERLOG36": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG36" }, "CFGERRAERHEADERLOG37": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG37" }, "CFGERRAERHEADERLOG38": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG38" }, "CFGERRAERHEADERLOG39": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG39" }, "CFGERRAERHEADERLOG40": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG40" }, "CFGERRAERHEADERLOG41": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG41" }, "CFGERRAERHEADERLOG42": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG42" }, "CFGERRAERHEADERLOG43": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG43" }, "CFGERRAERHEADERLOG44": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG44" }, "CFGERRAERHEADERLOG45": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG45" }, "CFGERRAERHEADERLOG46": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG46" }, "CFGERRAERHEADERLOG47": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG47" }, "CFGERRAERHEADERLOG48": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG48" }, "CFGERRAERHEADERLOG49": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG49" }, "CFGERRAERHEADERLOG50": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG50" }, "CFGERRAERHEADERLOG51": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG51" }, "CFGERRAERHEADERLOG52": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG52" }, "CFGERRAERHEADERLOG53": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG53" }, "CFGERRAERHEADERLOG54": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG54" }, "CFGERRAERHEADERLOG55": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG55" }, "CFGERRAERHEADERLOG56": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG56" }, "CFGERRAERHEADERLOG57": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG57" }, "CFGERRAERHEADERLOG58": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG58" }, "CFGERRAERHEADERLOG59": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG59" }, "CFGERRAERHEADERLOG60": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG60" }, "CFGERRAERHEADERLOG61": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG61" }, "CFGERRAERHEADERLOG62": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG62" }, "CFGERRAERHEADERLOG63": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG63" }, "CFGERRAERHEADERLOG64": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG64" }, "CFGERRAERHEADERLOG65": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG65" }, "CFGERRAERHEADERLOG66": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG66" }, "CFGERRAERHEADERLOG67": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG67" }, "CFGERRAERHEADERLOG68": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG68" }, "CFGERRAERHEADERLOG69": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG69" }, "CFGERRAERHEADERLOG70": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG70" }, "CFGERRAERHEADERLOG71": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG71" }, "CFGERRAERHEADERLOG72": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG72" }, "CFGERRAERHEADERLOG73": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG73" }, "CFGERRAERHEADERLOG74": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG74" }, "CFGERRAERHEADERLOG75": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG75" }, "CFGERRAERHEADERLOG76": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG76" }, "CFGERRAERHEADERLOG77": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG77" }, "CFGERRAERHEADERLOG78": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG78" }, "CFGERRAERHEADERLOG79": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG79" }, "CFGERRAERHEADERLOG80": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG80" }, "CFGERRAERHEADERLOG81": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG81" }, "CFGERRAERHEADERLOG82": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG82" }, "CFGERRAERHEADERLOG83": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG83" }, "CFGERRAERHEADERLOG84": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG84" }, "CFGERRAERHEADERLOG85": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG85" }, "CFGERRAERHEADERLOG86": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG86" }, "CFGERRAERHEADERLOG87": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG87" }, "CFGERRAERHEADERLOG88": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG88" }, "CFGERRAERHEADERLOG89": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG89" }, "CFGERRAERHEADERLOG90": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG90" }, "CFGERRAERHEADERLOG91": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG91" }, "CFGERRAERHEADERLOG92": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG92" }, "CFGERRAERHEADERLOG93": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG93" }, "CFGERRAERHEADERLOG94": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG94" }, "CFGERRAERHEADERLOG95": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG95" }, "CFGERRAERHEADERLOG96": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG96" }, "CFGERRAERHEADERLOG97": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG97" }, "CFGERRAERHEADERLOG98": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG98" }, "CFGERRAERHEADERLOG99": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG99" }, "CFGERRAERHEADERLOG100": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG100" }, "CFGERRAERHEADERLOG101": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG101" }, "CFGERRAERHEADERLOG102": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG102" }, "CFGERRAERHEADERLOG103": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG103" }, "CFGERRAERHEADERLOG104": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG104" }, "CFGERRAERHEADERLOG105": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG105" }, "CFGERRAERHEADERLOG106": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG106" }, "CFGERRAERHEADERLOG107": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG107" }, "CFGERRAERHEADERLOG108": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG108" }, "CFGERRAERHEADERLOG109": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG109" }, "CFGERRAERHEADERLOG110": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG110" }, "CFGERRAERHEADERLOG111": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG111" }, "CFGERRAERHEADERLOG112": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG112" }, "CFGERRAERHEADERLOG113": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG113" }, "CFGERRAERHEADERLOG114": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG114" }, "CFGERRAERHEADERLOG115": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG115" }, "CFGERRAERHEADERLOG116": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG116" }, "CFGERRAERHEADERLOG117": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG117" }, "CFGERRAERHEADERLOG118": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG118" }, "CFGERRAERHEADERLOG119": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG119" }, "CFGERRAERHEADERLOG120": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG120" }, "CFGERRAERHEADERLOG121": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG121" }, "CFGERRAERHEADERLOG122": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG122" }, "CFGERRAERHEADERLOG123": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG123" }, "CFGERRAERHEADERLOG124": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG124" }, "CFGERRAERHEADERLOG125": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG125" }, "CFGERRAERHEADERLOG126": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG126" }, "CFGERRAERHEADERLOG127": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRAERHEADERLOG127" }, "CFGERRAERHEADERLOGSETN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGERRAERHEADERLOGSETN" }, "CFGERRATOMICEGRESSBLOCKEDN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRATOMICEGRESSBLOCKEDN" }, "CFGERRCORN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRCORN" }, "CFGERRCPLABORTN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRCPLABORTN" }, "CFGERRCPLRDYN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGERRCPLRDYN" }, "CFGERRCPLTIMEOUTN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRCPLTIMEOUTN" }, "CFGERRCPLUNEXPECTN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRCPLUNEXPECTN" }, "CFGERRECRCN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRECRCN" }, "CFGERRINTERNALCORN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRINTERNALCORN" }, "CFGERRINTERNALUNCORN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRINTERNALUNCORN" }, "CFGERRLOCKEDN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRLOCKEDN" }, "CFGERRMALFORMEDN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRMALFORMEDN" }, "CFGERRMCBLOCKEDN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRMCBLOCKEDN" }, "CFGERRNORECOVERYN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRNORECOVERYN" }, "CFGERRPOISONEDN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRPOISONEDN" }, "CFGERRPOSTEDN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRPOSTEDN" }, "CFGERRTLPCPLHEADER0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER0" }, "CFGERRTLPCPLHEADER1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER1" }, "CFGERRTLPCPLHEADER2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER2" }, "CFGERRTLPCPLHEADER3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER3" }, "CFGERRTLPCPLHEADER4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER4" }, "CFGERRTLPCPLHEADER5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER5" }, "CFGERRTLPCPLHEADER6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER6" }, "CFGERRTLPCPLHEADER7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER7" }, "CFGERRTLPCPLHEADER8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER8" }, "CFGERRTLPCPLHEADER9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER9" }, "CFGERRTLPCPLHEADER10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER10" }, "CFGERRTLPCPLHEADER11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER11" }, "CFGERRTLPCPLHEADER12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER12" }, "CFGERRTLPCPLHEADER13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER13" }, "CFGERRTLPCPLHEADER14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER14" }, "CFGERRTLPCPLHEADER15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER15" }, "CFGERRTLPCPLHEADER16": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER16" }, "CFGERRTLPCPLHEADER17": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER17" }, "CFGERRTLPCPLHEADER18": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER18" }, "CFGERRTLPCPLHEADER19": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER19" }, "CFGERRTLPCPLHEADER20": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER20" }, "CFGERRTLPCPLHEADER21": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER21" }, "CFGERRTLPCPLHEADER22": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER22" }, "CFGERRTLPCPLHEADER23": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER23" }, "CFGERRTLPCPLHEADER24": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER24" }, "CFGERRTLPCPLHEADER25": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER25" }, "CFGERRTLPCPLHEADER26": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER26" }, "CFGERRTLPCPLHEADER27": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER27" }, "CFGERRTLPCPLHEADER28": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER28" }, "CFGERRTLPCPLHEADER29": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER29" }, "CFGERRTLPCPLHEADER30": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER30" }, "CFGERRTLPCPLHEADER31": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER31" }, "CFGERRTLPCPLHEADER32": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER32" }, "CFGERRTLPCPLHEADER33": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER33" }, "CFGERRTLPCPLHEADER34": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER34" }, "CFGERRTLPCPLHEADER35": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER35" }, "CFGERRTLPCPLHEADER36": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER36" }, "CFGERRTLPCPLHEADER37": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER37" }, "CFGERRTLPCPLHEADER38": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER38" }, "CFGERRTLPCPLHEADER39": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER39" }, "CFGERRTLPCPLHEADER40": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER40" }, "CFGERRTLPCPLHEADER41": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER41" }, "CFGERRTLPCPLHEADER42": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER42" }, "CFGERRTLPCPLHEADER43": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER43" }, "CFGERRTLPCPLHEADER44": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER44" }, "CFGERRTLPCPLHEADER45": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER45" }, "CFGERRTLPCPLHEADER46": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER46" }, "CFGERRTLPCPLHEADER47": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRTLPCPLHEADER47" }, "CFGERRURN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGERRURN" }, "CFGFORCECOMMONCLOCKOFF": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGFORCECOMMONCLOCKOFF" }, "CFGFORCEEXTENDEDSYNCON": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGFORCEEXTENDEDSYNCON" }, "CFGFORCEMPS0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGFORCEMPS0" }, "CFGFORCEMPS1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGFORCEMPS1" }, "CFGFORCEMPS2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGFORCEMPS2" }, "CFGINTERRUPTASSERTN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGINTERRUPTASSERTN" }, "CFGINTERRUPTDI0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGINTERRUPTDI0" }, "CFGINTERRUPTDI1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGINTERRUPTDI1" }, "CFGINTERRUPTDI2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGINTERRUPTDI2" }, "CFGINTERRUPTDI3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGINTERRUPTDI3" }, "CFGINTERRUPTDI4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGINTERRUPTDI4" }, "CFGINTERRUPTDI5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGINTERRUPTDI5" }, "CFGINTERRUPTDI6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGINTERRUPTDI6" }, "CFGINTERRUPTDI7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGINTERRUPTDI7" }, "CFGINTERRUPTDO0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTDO0" }, "CFGINTERRUPTDO1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTDO1" }, "CFGINTERRUPTDO2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTDO2" }, "CFGINTERRUPTDO3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTDO3" }, "CFGINTERRUPTDO4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTDO4" }, "CFGINTERRUPTDO5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTDO5" }, "CFGINTERRUPTDO6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTDO6" }, "CFGINTERRUPTDO7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTDO7" }, "CFGINTERRUPTMMENABLE0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTMMENABLE0" }, "CFGINTERRUPTMMENABLE1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTMMENABLE1" }, "CFGINTERRUPTMMENABLE2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTMMENABLE2" }, "CFGINTERRUPTMSIENABLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTMSIENABLE" }, "CFGINTERRUPTMSIXENABLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTMSIXENABLE" }, "CFGINTERRUPTMSIXFM": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTMSIXFM" }, "CFGINTERRUPTN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGINTERRUPTN" }, "CFGINTERRUPTRDYN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGINTERRUPTRDYN" }, "CFGINTERRUPTSTATN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGINTERRUPTSTATN" }, "CFGLINKCONTROLASPMCONTROL0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKCONTROLASPMCONTROL0" }, "CFGLINKCONTROLASPMCONTROL1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKCONTROLASPMCONTROL1" }, "CFGLINKCONTROLAUTOBANDWIDTHINTEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKCONTROLAUTOBANDWIDTHINTEN" }, "CFGLINKCONTROLBANDWIDTHINTEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKCONTROLBANDWIDTHINTEN" }, "CFGLINKCONTROLCLOCKPMEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKCONTROLCLOCKPMEN" }, "CFGLINKCONTROLCOMMONCLOCK": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKCONTROLCOMMONCLOCK" }, "CFGLINKCONTROLEXTENDEDSYNC": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKCONTROLEXTENDEDSYNC" }, "CFGLINKCONTROLHWAUTOWIDTHDIS": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKCONTROLHWAUTOWIDTHDIS" }, "CFGLINKCONTROLLINKDISABLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKCONTROLLINKDISABLE" }, "CFGLINKCONTROLRCB": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKCONTROLRCB" }, "CFGLINKCONTROLRETRAINLINK": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKCONTROLRETRAINLINK" }, "CFGLINKSTATUSAUTOBANDWIDTHSTATUS": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKSTATUSAUTOBANDWIDTHSTATUS" }, "CFGLINKSTATUSBANDWIDTHSTATUS": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKSTATUSBANDWIDTHSTATUS" }, "CFGLINKSTATUSCURRENTSPEED0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKSTATUSCURRENTSPEED0" }, "CFGLINKSTATUSCURRENTSPEED1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKSTATUSCURRENTSPEED1" }, "CFGLINKSTATUSDLLACTIVE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKSTATUSDLLACTIVE" }, "CFGLINKSTATUSLINKTRAINING": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKSTATUSLINKTRAINING" }, "CFGLINKSTATUSNEGOTIATEDWIDTH0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH0" }, "CFGLINKSTATUSNEGOTIATEDWIDTH1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH1" }, "CFGLINKSTATUSNEGOTIATEDWIDTH2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH2" }, "CFGLINKSTATUSNEGOTIATEDWIDTH3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH3" }, "CFGMGMTBYTEENN0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTBYTEENN0" }, "CFGMGMTBYTEENN1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTBYTEENN1" }, "CFGMGMTBYTEENN2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTBYTEENN2" }, "CFGMGMTBYTEENN3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTBYTEENN3" }, "CFGMGMTDI0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI0" }, "CFGMGMTDI1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI1" }, "CFGMGMTDI2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI2" }, "CFGMGMTDI3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI3" }, "CFGMGMTDI4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI4" }, "CFGMGMTDI5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI5" }, "CFGMGMTDI6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI6" }, "CFGMGMTDI7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI7" }, "CFGMGMTDI8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI8" }, "CFGMGMTDI9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI9" }, "CFGMGMTDI10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI10" }, "CFGMGMTDI11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI11" }, "CFGMGMTDI12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI12" }, "CFGMGMTDI13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI13" }, "CFGMGMTDI14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI14" }, "CFGMGMTDI15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI15" }, "CFGMGMTDI16": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI16" }, "CFGMGMTDI17": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI17" }, "CFGMGMTDI18": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI18" }, "CFGMGMTDI19": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI19" }, "CFGMGMTDI20": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI20" }, "CFGMGMTDI21": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI21" }, "CFGMGMTDI22": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI22" }, "CFGMGMTDI23": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI23" }, "CFGMGMTDI24": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI24" }, "CFGMGMTDI25": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI25" }, "CFGMGMTDI26": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI26" }, "CFGMGMTDI27": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI27" }, "CFGMGMTDI28": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI28" }, "CFGMGMTDI29": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI29" }, "CFGMGMTDI30": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI30" }, "CFGMGMTDI31": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDI31" }, "CFGMGMTDO0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO0" }, "CFGMGMTDO1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO1" }, "CFGMGMTDO2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO2" }, "CFGMGMTDO3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO3" }, "CFGMGMTDO4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO4" }, "CFGMGMTDO5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO5" }, "CFGMGMTDO6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO6" }, "CFGMGMTDO7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO7" }, "CFGMGMTDO8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO8" }, "CFGMGMTDO9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO9" }, "CFGMGMTDO10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO10" }, "CFGMGMTDO11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO11" }, "CFGMGMTDO12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO12" }, "CFGMGMTDO13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO13" }, "CFGMGMTDO14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO14" }, "CFGMGMTDO15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO15" }, "CFGMGMTDO16": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO16" }, "CFGMGMTDO17": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO17" }, "CFGMGMTDO18": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO18" }, "CFGMGMTDO19": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO19" }, "CFGMGMTDO20": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO20" }, "CFGMGMTDO21": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO21" }, "CFGMGMTDO22": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO22" }, "CFGMGMTDO23": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO23" }, "CFGMGMTDO24": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO24" }, "CFGMGMTDO25": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO25" }, "CFGMGMTDO26": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO26" }, "CFGMGMTDO27": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO27" }, "CFGMGMTDO28": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO28" }, "CFGMGMTDO29": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO29" }, "CFGMGMTDO30": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO30" }, "CFGMGMTDO31": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTDO31" }, "CFGMGMTDWADDR0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDWADDR0" }, "CFGMGMTDWADDR1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDWADDR1" }, "CFGMGMTDWADDR2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDWADDR2" }, "CFGMGMTDWADDR3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDWADDR3" }, "CFGMGMTDWADDR4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDWADDR4" }, "CFGMGMTDWADDR5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDWADDR5" }, "CFGMGMTDWADDR6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDWADDR6" }, "CFGMGMTDWADDR7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDWADDR7" }, "CFGMGMTDWADDR8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDWADDR8" }, "CFGMGMTDWADDR9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTDWADDR9" }, "CFGMGMTRDENN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTRDENN" }, "CFGMGMTRDWRDONEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMGMTRDWRDONEN" }, "CFGMGMTWRENN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTWRENN" }, "CFGMGMTWRREADONLYN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTWRREADONLYN" }, "CFGMGMTWRRW1CASRWN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGMGMTWRRW1CASRWN" }, "CFGMSGDATA0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA0" }, "CFGMSGDATA1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA1" }, "CFGMSGDATA2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA2" }, "CFGMSGDATA3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA3" }, "CFGMSGDATA4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA4" }, "CFGMSGDATA5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA5" }, "CFGMSGDATA6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA6" }, "CFGMSGDATA7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA7" }, "CFGMSGDATA8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA8" }, "CFGMSGDATA9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA9" }, "CFGMSGDATA10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA10" }, "CFGMSGDATA11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA11" }, "CFGMSGDATA12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA12" }, "CFGMSGDATA13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA13" }, "CFGMSGDATA14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA14" }, "CFGMSGDATA15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGDATA15" }, "CFGMSGRECEIVED": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVED" }, "CFGMSGRECEIVEDASSERTINTA": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDASSERTINTA" }, "CFGMSGRECEIVEDASSERTINTB": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDASSERTINTB" }, "CFGMSGRECEIVEDASSERTINTC": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDASSERTINTC" }, "CFGMSGRECEIVEDASSERTINTD": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDASSERTINTD" }, "CFGMSGRECEIVEDDEASSERTINTA": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDDEASSERTINTA" }, "CFGMSGRECEIVEDDEASSERTINTB": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDDEASSERTINTB" }, "CFGMSGRECEIVEDDEASSERTINTC": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDDEASSERTINTC" }, "CFGMSGRECEIVEDDEASSERTINTD": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDDEASSERTINTD" }, "CFGMSGRECEIVEDERRCOR": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDERRCOR" }, "CFGMSGRECEIVEDERRFATAL": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDERRFATAL" }, "CFGMSGRECEIVEDERRNONFATAL": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDERRNONFATAL" }, "CFGMSGRECEIVEDPMASNAK": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDPMASNAK" }, "CFGMSGRECEIVEDPMETO": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDPMETO" }, "CFGMSGRECEIVEDPMETOACK": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDPMETOACK" }, "CFGMSGRECEIVEDPMPME": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDPMPME" }, "CFGMSGRECEIVEDSETSLOTPOWERLIMIT": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDSETSLOTPOWERLIMIT" }, "CFGMSGRECEIVEDUNLOCK": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGMSGRECEIVEDUNLOCK" }, "CFGPCIECAPINTERRUPTMSGNUM0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPCIECAPINTERRUPTMSGNUM0" }, "CFGPCIECAPINTERRUPTMSGNUM1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPCIECAPINTERRUPTMSGNUM1" }, "CFGPCIECAPINTERRUPTMSGNUM2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPCIECAPINTERRUPTMSGNUM2" }, "CFGPCIECAPINTERRUPTMSGNUM3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPCIECAPINTERRUPTMSGNUM3" }, "CFGPCIECAPINTERRUPTMSGNUM4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPCIECAPINTERRUPTMSGNUM4" }, "CFGPCIELINKSTATE0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGPCIELINKSTATE0" }, "CFGPCIELINKSTATE1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGPCIELINKSTATE1" }, "CFGPCIELINKSTATE2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGPCIELINKSTATE2" }, "CFGPMCSRPMEEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGPMCSRPMEEN" }, "CFGPMCSRPMESTATUS": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGPMCSRPMESTATUS" }, "CFGPMCSRPOWERSTATE0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGPMCSRPOWERSTATE0" }, "CFGPMCSRPOWERSTATE1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGPMCSRPOWERSTATE1" }, "CFGPMFORCESTATE0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPMFORCESTATE0" }, "CFGPMFORCESTATE1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPMFORCESTATE1" }, "CFGPMFORCESTATEENN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPMFORCESTATEENN" }, "CFGPMHALTASPML0SN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPMHALTASPML0SN" }, "CFGPMHALTASPML1N": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPMHALTASPML1N" }, "CFGPMRCVASREQL1N": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGPMRCVASREQL1N" }, "CFGPMRCVENTERL1N": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGPMRCVENTERL1N" }, "CFGPMRCVENTERL23N": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGPMRCVENTERL23N" }, "CFGPMRCVREQACKN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGPMRCVREQACKN" }, "CFGPMSENDPMETON": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPMSENDPMETON" }, "CFGPMTURNOFFOKN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPMTURNOFFOKN" }, "CFGPMWAKEN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPMWAKEN" }, "CFGPORTNUMBER0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPORTNUMBER0" }, "CFGPORTNUMBER1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPORTNUMBER1" }, "CFGPORTNUMBER2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPORTNUMBER2" }, "CFGPORTNUMBER3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPORTNUMBER3" }, "CFGPORTNUMBER4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPORTNUMBER4" }, "CFGPORTNUMBER5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPORTNUMBER5" }, "CFGPORTNUMBER6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPORTNUMBER6" }, "CFGPORTNUMBER7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGPORTNUMBER7" }, "CFGREVID0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGREVID0" }, "CFGREVID1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGREVID1" }, "CFGREVID2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGREVID2" }, "CFGREVID3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGREVID3" }, "CFGREVID4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGREVID4" }, "CFGREVID5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGREVID5" }, "CFGREVID6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGREVID6" }, "CFGREVID7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGREVID7" }, "CFGROOTCONTROLPMEINTEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGROOTCONTROLPMEINTEN" }, "CFGROOTCONTROLSYSERRCORRERREN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGROOTCONTROLSYSERRCORRERREN" }, "CFGROOTCONTROLSYSERRFATALERREN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGROOTCONTROLSYSERRFATALERREN" }, "CFGROOTCONTROLSYSERRNONFATALERREN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGROOTCONTROLSYSERRNONFATALERREN" }, "CFGSLOTCONTROLELECTROMECHILCTLPULSE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGSLOTCONTROLELECTROMECHILCTLPULSE" }, "CFGSUBSYSID0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID0" }, "CFGSUBSYSID1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID1" }, "CFGSUBSYSID2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID2" }, "CFGSUBSYSID3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID3" }, "CFGSUBSYSID4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID4" }, "CFGSUBSYSID5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID5" }, "CFGSUBSYSID6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID6" }, "CFGSUBSYSID7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID7" }, "CFGSUBSYSID8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID8" }, "CFGSUBSYSID9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID9" }, "CFGSUBSYSID10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID10" }, "CFGSUBSYSID11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID11" }, "CFGSUBSYSID12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID12" }, "CFGSUBSYSID13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID13" }, "CFGSUBSYSID14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID14" }, "CFGSUBSYSID15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSID15" }, "CFGSUBSYSVENDID0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID0" }, "CFGSUBSYSVENDID1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID1" }, "CFGSUBSYSVENDID2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID2" }, "CFGSUBSYSVENDID3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID3" }, "CFGSUBSYSVENDID4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID4" }, "CFGSUBSYSVENDID5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID5" }, "CFGSUBSYSVENDID6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID6" }, "CFGSUBSYSVENDID7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID7" }, "CFGSUBSYSVENDID8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID8" }, "CFGSUBSYSVENDID9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID9" }, "CFGSUBSYSVENDID10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID10" }, "CFGSUBSYSVENDID11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID11" }, "CFGSUBSYSVENDID12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID12" }, "CFGSUBSYSVENDID13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID13" }, "CFGSUBSYSVENDID14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID14" }, "CFGSUBSYSVENDID15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGSUBSYSVENDID15" }, "CFGTRANSACTION": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGTRANSACTION" }, "CFGTRANSACTIONADDR0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGTRANSACTIONADDR0" }, "CFGTRANSACTIONADDR1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGTRANSACTIONADDR1" }, "CFGTRANSACTIONADDR2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGTRANSACTIONADDR2" }, "CFGTRANSACTIONADDR3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGTRANSACTIONADDR3" }, "CFGTRANSACTIONADDR4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGTRANSACTIONADDR4" }, "CFGTRANSACTIONADDR5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGTRANSACTIONADDR5" }, "CFGTRANSACTIONADDR6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGTRANSACTIONADDR6" }, "CFGTRANSACTIONTYPE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGTRANSACTIONTYPE" }, "CFGTRNPENDINGN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGTRNPENDINGN" }, "CFGVCTCVCMAP0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGVCTCVCMAP0" }, "CFGVCTCVCMAP1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGVCTCVCMAP1" }, "CFGVCTCVCMAP2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGVCTCVCMAP2" }, "CFGVCTCVCMAP3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGVCTCVCMAP3" }, "CFGVCTCVCMAP4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGVCTCVCMAP4" }, "CFGVCTCVCMAP5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGVCTCVCMAP5" }, "CFGVCTCVCMAP6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_CFGVCTCVCMAP6" }, "CFGVENDID0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID0" }, "CFGVENDID1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID1" }, "CFGVENDID2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID2" }, "CFGVENDID3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID3" }, "CFGVENDID4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID4" }, "CFGVENDID5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID5" }, "CFGVENDID6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID6" }, "CFGVENDID7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID7" }, "CFGVENDID8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID8" }, "CFGVENDID9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID9" }, "CFGVENDID10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID10" }, "CFGVENDID11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID11" }, "CFGVENDID12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID12" }, "CFGVENDID13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID13" }, "CFGVENDID14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID14" }, "CFGVENDID15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CFGVENDID15" }, "CMRSTN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CMRSTN" }, "CMSTICKYRSTN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_CMSTICKYRSTN" }, "DBGMODE0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DBGMODE0" }, "DBGMODE1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DBGMODE1" }, "DBGSCLRA": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGSCLRA" }, "DBGSCLRB": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGSCLRB" }, "DBGSCLRC": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGSCLRC" }, "DBGSCLRD": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGSCLRD" }, "DBGSCLRE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGSCLRE" }, "DBGSCLRF": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGSCLRF" }, "DBGSCLRG": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGSCLRG" }, "DBGSCLRH": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGSCLRH" }, "DBGSCLRI": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGSCLRI" }, "DBGSCLRJ": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGSCLRJ" }, "DBGSCLRK": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGSCLRK" }, "DBGSUBMODE": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DBGSUBMODE" }, "DBGVECA0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA0" }, "DBGVECA1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA1" }, "DBGVECA2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA2" }, "DBGVECA3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA3" }, "DBGVECA4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA4" }, "DBGVECA5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA5" }, "DBGVECA6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA6" }, "DBGVECA7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA7" }, "DBGVECA8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA8" }, "DBGVECA9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA9" }, "DBGVECA10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA10" }, "DBGVECA11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA11" }, "DBGVECA12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA12" }, "DBGVECA13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA13" }, "DBGVECA14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA14" }, "DBGVECA15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA15" }, "DBGVECA16": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA16" }, "DBGVECA17": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA17" }, "DBGVECA18": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA18" }, "DBGVECA19": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA19" }, "DBGVECA20": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA20" }, "DBGVECA21": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA21" }, "DBGVECA22": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA22" }, "DBGVECA23": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA23" }, "DBGVECA24": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA24" }, "DBGVECA25": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA25" }, "DBGVECA26": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA26" }, "DBGVECA27": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA27" }, "DBGVECA28": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA28" }, "DBGVECA29": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA29" }, "DBGVECA30": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA30" }, "DBGVECA31": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA31" }, "DBGVECA32": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA32" }, "DBGVECA33": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA33" }, "DBGVECA34": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA34" }, "DBGVECA35": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA35" }, "DBGVECA36": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA36" }, "DBGVECA37": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA37" }, "DBGVECA38": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA38" }, "DBGVECA39": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA39" }, "DBGVECA40": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA40" }, "DBGVECA41": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA41" }, "DBGVECA42": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA42" }, "DBGVECA43": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA43" }, "DBGVECA44": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA44" }, "DBGVECA45": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA45" }, "DBGVECA46": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA46" }, "DBGVECA47": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA47" }, "DBGVECA48": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA48" }, "DBGVECA49": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA49" }, "DBGVECA50": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA50" }, "DBGVECA51": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA51" }, "DBGVECA52": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA52" }, "DBGVECA53": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA53" }, "DBGVECA54": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA54" }, "DBGVECA55": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA55" }, "DBGVECA56": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA56" }, "DBGVECA57": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA57" }, "DBGVECA58": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA58" }, "DBGVECA59": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA59" }, "DBGVECA60": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA60" }, "DBGVECA61": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA61" }, "DBGVECA62": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA62" }, "DBGVECA63": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECA63" }, "DBGVECB0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB0" }, "DBGVECB1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB1" }, "DBGVECB2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB2" }, "DBGVECB3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB3" }, "DBGVECB4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB4" }, "DBGVECB5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB5" }, "DBGVECB6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB6" }, "DBGVECB7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB7" }, "DBGVECB8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB8" }, "DBGVECB9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB9" }, "DBGVECB10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB10" }, "DBGVECB11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB11" }, "DBGVECB12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB12" }, "DBGVECB13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB13" }, "DBGVECB14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB14" }, "DBGVECB15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB15" }, "DBGVECB16": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB16" }, "DBGVECB17": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB17" }, "DBGVECB18": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB18" }, "DBGVECB19": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB19" }, "DBGVECB20": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB20" }, "DBGVECB21": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB21" }, "DBGVECB22": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB22" }, "DBGVECB23": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB23" }, "DBGVECB24": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB24" }, "DBGVECB25": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB25" }, "DBGVECB26": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB26" }, "DBGVECB27": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB27" }, "DBGVECB28": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB28" }, "DBGVECB29": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB29" }, "DBGVECB30": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB30" }, "DBGVECB31": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB31" }, "DBGVECB32": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB32" }, "DBGVECB33": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB33" }, "DBGVECB34": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB34" }, "DBGVECB35": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB35" }, "DBGVECB36": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB36" }, "DBGVECB37": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB37" }, "DBGVECB38": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB38" }, "DBGVECB39": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB39" }, "DBGVECB40": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB40" }, "DBGVECB41": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB41" }, "DBGVECB42": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB42" }, "DBGVECB43": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB43" }, "DBGVECB44": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB44" }, "DBGVECB45": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB45" }, "DBGVECB46": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB46" }, "DBGVECB47": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB47" }, "DBGVECB48": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB48" }, "DBGVECB49": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB49" }, "DBGVECB50": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB50" }, "DBGVECB51": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB51" }, "DBGVECB52": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB52" }, "DBGVECB53": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB53" }, "DBGVECB54": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB54" }, "DBGVECB55": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB55" }, "DBGVECB56": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB56" }, "DBGVECB57": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB57" }, "DBGVECB58": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB58" }, "DBGVECB59": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB59" }, "DBGVECB60": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB60" }, "DBGVECB61": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB61" }, "DBGVECB62": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB62" }, "DBGVECB63": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECB63" }, "DBGVECC0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECC0" }, "DBGVECC1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECC1" }, "DBGVECC2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECC2" }, "DBGVECC3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECC3" }, "DBGVECC4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECC4" }, "DBGVECC5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECC5" }, "DBGVECC6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECC6" }, "DBGVECC7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECC7" }, "DBGVECC8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECC8" }, "DBGVECC9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECC9" }, "DBGVECC10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECC10" }, "DBGVECC11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DBGVECC11" }, "DLRSTN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DLRSTN" }, "DRPADDR0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPADDR0" }, "DRPADDR1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPADDR1" }, "DRPADDR2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPADDR2" }, "DRPADDR3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPADDR3" }, "DRPADDR4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPADDR4" }, "DRPADDR5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPADDR5" }, "DRPADDR6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPADDR6" }, "DRPADDR7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPADDR7" }, "DRPADDR8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPADDR8" }, "DRPCLK": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPCLK" }, "DRPDI0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI0" }, "DRPDI1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI1" }, "DRPDI2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI2" }, "DRPDI3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI3" }, "DRPDI4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI4" }, "DRPDI5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI5" }, "DRPDI6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI6" }, "DRPDI7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI7" }, "DRPDI8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI8" }, "DRPDI9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI9" }, "DRPDI10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI10" }, "DRPDI11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI11" }, "DRPDI12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI12" }, "DRPDI13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI13" }, "DRPDI14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI14" }, "DRPDI15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPDI15" }, "DRPDO0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO0" }, "DRPDO1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO1" }, "DRPDO2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO2" }, "DRPDO3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO3" }, "DRPDO4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO4" }, "DRPDO5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO5" }, "DRPDO6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO6" }, "DRPDO7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO7" }, "DRPDO8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO8" }, "DRPDO9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO9" }, "DRPDO10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO10" }, "DRPDO11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO11" }, "DRPDO12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO12" }, "DRPDO13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO13" }, "DRPDO14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO14" }, "DRPDO15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPDO15" }, "DRPEN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPEN" }, "DRPRDY": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_DRPRDY" }, "DRPWE": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_DRPWE" }, "EDTBYPASS": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_EDTBYPASS" }, "EDTCHANNELSIN1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_EDTCHANNELSIN1" }, "EDTCHANNELSIN2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_EDTCHANNELSIN2" }, "EDTCHANNELSIN3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_EDTCHANNELSIN3" }, "EDTCHANNELSIN4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_EDTCHANNELSIN4" }, "EDTCHANNELSIN5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_EDTCHANNELSIN5" }, "EDTCHANNELSIN6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_EDTCHANNELSIN6" }, "EDTCHANNELSIN7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_EDTCHANNELSIN7" }, "EDTCHANNELSIN8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_EDTCHANNELSIN8" }, "EDTCHANNELSOUT1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_EDTCHANNELSOUT1" }, "EDTCHANNELSOUT2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_EDTCHANNELSOUT2" }, "EDTCHANNELSOUT3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_EDTCHANNELSOUT3" }, "EDTCHANNELSOUT4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_EDTCHANNELSOUT4" }, "EDTCHANNELSOUT5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_EDTCHANNELSOUT5" }, "EDTCHANNELSOUT6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_EDTCHANNELSOUT6" }, "EDTCHANNELSOUT7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_EDTCHANNELSOUT7" }, "EDTCHANNELSOUT8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_EDTCHANNELSOUT8" }, "EDTCLK": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_EDTCLK" }, "EDTCONFIGURATION": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_EDTCONFIGURATION" }, "EDTSINGLEBYPASSCHAIN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_EDTSINGLEBYPASSCHAIN" }, "EDTUPDATE": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_EDTUPDATE" }, "FUNCLVLRSTN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_FUNCLVLRSTN" }, "LL2BADDLLPERR": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2BADDLLPERR" }, "LL2BADTLPERR": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2BADTLPERR" }, "LL2LINKSTATUS0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2LINKSTATUS0" }, "LL2LINKSTATUS1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2LINKSTATUS1" }, "LL2LINKSTATUS2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2LINKSTATUS2" }, "LL2LINKSTATUS3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2LINKSTATUS3" }, "LL2LINKSTATUS4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2LINKSTATUS4" }, "LL2PROTOCOLERR": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2PROTOCOLERR" }, "LL2RECEIVERERR": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2RECEIVERERR" }, "LL2REPLAYROERR": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2REPLAYROERR" }, "LL2REPLAYTOERR": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2REPLAYTOERR" }, "LL2SENDASREQL1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_LL2SENDASREQL1" }, "LL2SENDENTERL1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_LL2SENDENTERL1" }, "LL2SENDENTERL23": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_LL2SENDENTERL23" }, "LL2SENDPMACK": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_LL2SENDPMACK" }, "LL2SUSPENDNOW": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_LL2SUSPENDNOW" }, "LL2SUSPENDOK": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2SUSPENDOK" }, "LL2TFCINIT1SEQ": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2TFCINIT1SEQ" }, "LL2TFCINIT2SEQ": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2TFCINIT2SEQ" }, "LL2TLPRCV": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_LL2TLPRCV" }, "LL2TXIDLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LL2TXIDLE" }, "LNKCLKEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_LNKCLKEN" }, "MIMRXRADDR0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXRADDR0" }, "MIMRXRADDR1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXRADDR1" }, "MIMRXRADDR2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXRADDR2" }, "MIMRXRADDR3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXRADDR3" }, "MIMRXRADDR4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXRADDR4" }, "MIMRXRADDR5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXRADDR5" }, "MIMRXRADDR6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXRADDR6" }, "MIMRXRADDR7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXRADDR7" }, "MIMRXRADDR8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXRADDR8" }, "MIMRXRADDR9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXRADDR9" }, "MIMRXRADDR10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXRADDR10" }, "MIMRXRADDR11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXRADDR11" }, "MIMRXRADDR12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXRADDR12" }, "MIMRXRDATA0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA0" }, "MIMRXRDATA1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA1" }, "MIMRXRDATA2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA2" }, "MIMRXRDATA3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA3" }, "MIMRXRDATA4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA4" }, "MIMRXRDATA5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA5" }, "MIMRXRDATA6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA6" }, "MIMRXRDATA7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA7" }, "MIMRXRDATA8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA8" }, "MIMRXRDATA9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA9" }, "MIMRXRDATA10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA10" }, "MIMRXRDATA11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA11" }, "MIMRXRDATA12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA12" }, "MIMRXRDATA13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA13" }, "MIMRXRDATA14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA14" }, "MIMRXRDATA15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA15" }, "MIMRXRDATA16": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA16" }, "MIMRXRDATA17": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA17" }, "MIMRXRDATA18": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA18" }, "MIMRXRDATA19": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA19" }, "MIMRXRDATA20": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA20" }, "MIMRXRDATA21": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA21" }, "MIMRXRDATA22": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA22" }, "MIMRXRDATA23": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA23" }, "MIMRXRDATA24": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA24" }, "MIMRXRDATA25": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA25" }, "MIMRXRDATA26": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA26" }, "MIMRXRDATA27": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA27" }, "MIMRXRDATA28": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA28" }, "MIMRXRDATA29": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA29" }, "MIMRXRDATA30": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA30" }, "MIMRXRDATA31": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA31" }, "MIMRXRDATA32": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA32" }, "MIMRXRDATA33": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA33" }, "MIMRXRDATA34": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA34" }, "MIMRXRDATA35": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA35" }, "MIMRXRDATA36": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA36" }, "MIMRXRDATA37": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA37" }, "MIMRXRDATA38": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA38" }, "MIMRXRDATA39": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA39" }, "MIMRXRDATA40": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA40" }, "MIMRXRDATA41": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA41" }, "MIMRXRDATA42": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA42" }, "MIMRXRDATA43": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA43" }, "MIMRXRDATA44": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA44" }, "MIMRXRDATA45": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA45" }, "MIMRXRDATA46": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA46" }, "MIMRXRDATA47": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA47" }, "MIMRXRDATA48": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA48" }, "MIMRXRDATA49": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA49" }, "MIMRXRDATA50": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA50" }, "MIMRXRDATA51": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA51" }, "MIMRXRDATA52": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA52" }, "MIMRXRDATA53": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA53" }, "MIMRXRDATA54": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA54" }, "MIMRXRDATA55": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA55" }, "MIMRXRDATA56": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA56" }, "MIMRXRDATA57": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA57" }, "MIMRXRDATA58": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA58" }, "MIMRXRDATA59": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA59" }, "MIMRXRDATA60": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA60" }, "MIMRXRDATA61": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA61" }, "MIMRXRDATA62": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA62" }, "MIMRXRDATA63": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA63" }, "MIMRXRDATA64": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA64" }, "MIMRXRDATA65": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA65" }, "MIMRXRDATA66": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA66" }, "MIMRXRDATA67": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMRXRDATA67" }, "MIMRXREN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXREN" }, "MIMRXWADDR0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWADDR0" }, "MIMRXWADDR1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWADDR1" }, "MIMRXWADDR2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWADDR2" }, "MIMRXWADDR3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWADDR3" }, "MIMRXWADDR4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWADDR4" }, "MIMRXWADDR5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWADDR5" }, "MIMRXWADDR6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWADDR6" }, "MIMRXWADDR7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWADDR7" }, "MIMRXWADDR8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWADDR8" }, "MIMRXWADDR9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWADDR9" }, "MIMRXWADDR10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWADDR10" }, "MIMRXWADDR11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWADDR11" }, "MIMRXWADDR12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWADDR12" }, "MIMRXWDATA0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA0" }, "MIMRXWDATA1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA1" }, "MIMRXWDATA2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA2" }, "MIMRXWDATA3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA3" }, "MIMRXWDATA4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA4" }, "MIMRXWDATA5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA5" }, "MIMRXWDATA6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA6" }, "MIMRXWDATA7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA7" }, "MIMRXWDATA8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA8" }, "MIMRXWDATA9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA9" }, "MIMRXWDATA10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA10" }, "MIMRXWDATA11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA11" }, "MIMRXWDATA12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA12" }, "MIMRXWDATA13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA13" }, "MIMRXWDATA14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA14" }, "MIMRXWDATA15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA15" }, "MIMRXWDATA16": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA16" }, "MIMRXWDATA17": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA17" }, "MIMRXWDATA18": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA18" }, "MIMRXWDATA19": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA19" }, "MIMRXWDATA20": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA20" }, "MIMRXWDATA21": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA21" }, "MIMRXWDATA22": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA22" }, "MIMRXWDATA23": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA23" }, "MIMRXWDATA24": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA24" }, "MIMRXWDATA25": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA25" }, "MIMRXWDATA26": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA26" }, "MIMRXWDATA27": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA27" }, "MIMRXWDATA28": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA28" }, "MIMRXWDATA29": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA29" }, "MIMRXWDATA30": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA30" }, "MIMRXWDATA31": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA31" }, "MIMRXWDATA32": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA32" }, "MIMRXWDATA33": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA33" }, "MIMRXWDATA34": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA34" }, "MIMRXWDATA35": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA35" }, "MIMRXWDATA36": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA36" }, "MIMRXWDATA37": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA37" }, "MIMRXWDATA38": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA38" }, "MIMRXWDATA39": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA39" }, "MIMRXWDATA40": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA40" }, "MIMRXWDATA41": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA41" }, "MIMRXWDATA42": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA42" }, "MIMRXWDATA43": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA43" }, "MIMRXWDATA44": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA44" }, "MIMRXWDATA45": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA45" }, "MIMRXWDATA46": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA46" }, "MIMRXWDATA47": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA47" }, "MIMRXWDATA48": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA48" }, "MIMRXWDATA49": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA49" }, "MIMRXWDATA50": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA50" }, "MIMRXWDATA51": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA51" }, "MIMRXWDATA52": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA52" }, "MIMRXWDATA53": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA53" }, "MIMRXWDATA54": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA54" }, "MIMRXWDATA55": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA55" }, "MIMRXWDATA56": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA56" }, "MIMRXWDATA57": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA57" }, "MIMRXWDATA58": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA58" }, "MIMRXWDATA59": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA59" }, "MIMRXWDATA60": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA60" }, "MIMRXWDATA61": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA61" }, "MIMRXWDATA62": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA62" }, "MIMRXWDATA63": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA63" }, "MIMRXWDATA64": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA64" }, "MIMRXWDATA65": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA65" }, "MIMRXWDATA66": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA66" }, "MIMRXWDATA67": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWDATA67" }, "MIMRXWEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMRXWEN" }, "MIMTXRADDR0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXRADDR0" }, "MIMTXRADDR1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXRADDR1" }, "MIMTXRADDR2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXRADDR2" }, "MIMTXRADDR3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXRADDR3" }, "MIMTXRADDR4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXRADDR4" }, "MIMTXRADDR5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXRADDR5" }, "MIMTXRADDR6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXRADDR6" }, "MIMTXRADDR7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXRADDR7" }, "MIMTXRADDR8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXRADDR8" }, "MIMTXRADDR9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXRADDR9" }, "MIMTXRADDR10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXRADDR10" }, "MIMTXRADDR11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXRADDR11" }, "MIMTXRADDR12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXRADDR12" }, "MIMTXRDATA0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA0" }, "MIMTXRDATA1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA1" }, "MIMTXRDATA2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA2" }, "MIMTXRDATA3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA3" }, "MIMTXRDATA4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA4" }, "MIMTXRDATA5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA5" }, "MIMTXRDATA6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA6" }, "MIMTXRDATA7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA7" }, "MIMTXRDATA8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA8" }, "MIMTXRDATA9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA9" }, "MIMTXRDATA10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA10" }, "MIMTXRDATA11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA11" }, "MIMTXRDATA12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA12" }, "MIMTXRDATA13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA13" }, "MIMTXRDATA14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA14" }, "MIMTXRDATA15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA15" }, "MIMTXRDATA16": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA16" }, "MIMTXRDATA17": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA17" }, "MIMTXRDATA18": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA18" }, "MIMTXRDATA19": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA19" }, "MIMTXRDATA20": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA20" }, "MIMTXRDATA21": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA21" }, "MIMTXRDATA22": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA22" }, "MIMTXRDATA23": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA23" }, "MIMTXRDATA24": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA24" }, "MIMTXRDATA25": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA25" }, "MIMTXRDATA26": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA26" }, "MIMTXRDATA27": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA27" }, "MIMTXRDATA28": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA28" }, "MIMTXRDATA29": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA29" }, "MIMTXRDATA30": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA30" }, "MIMTXRDATA31": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA31" }, "MIMTXRDATA32": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA32" }, "MIMTXRDATA33": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA33" }, "MIMTXRDATA34": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA34" }, "MIMTXRDATA35": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA35" }, "MIMTXRDATA36": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA36" }, "MIMTXRDATA37": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA37" }, "MIMTXRDATA38": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA38" }, "MIMTXRDATA39": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA39" }, "MIMTXRDATA40": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA40" }, "MIMTXRDATA41": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA41" }, "MIMTXRDATA42": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA42" }, "MIMTXRDATA43": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA43" }, "MIMTXRDATA44": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA44" }, "MIMTXRDATA45": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA45" }, "MIMTXRDATA46": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA46" }, "MIMTXRDATA47": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA47" }, "MIMTXRDATA48": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA48" }, "MIMTXRDATA49": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA49" }, "MIMTXRDATA50": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA50" }, "MIMTXRDATA51": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA51" }, "MIMTXRDATA52": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA52" }, "MIMTXRDATA53": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA53" }, "MIMTXRDATA54": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA54" }, "MIMTXRDATA55": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA55" }, "MIMTXRDATA56": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA56" }, "MIMTXRDATA57": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA57" }, "MIMTXRDATA58": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA58" }, "MIMTXRDATA59": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA59" }, "MIMTXRDATA60": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA60" }, "MIMTXRDATA61": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA61" }, "MIMTXRDATA62": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA62" }, "MIMTXRDATA63": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA63" }, "MIMTXRDATA64": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA64" }, "MIMTXRDATA65": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA65" }, "MIMTXRDATA66": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA66" }, "MIMTXRDATA67": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA67" }, "MIMTXRDATA68": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_MIMTXRDATA68" }, "MIMTXREN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXREN" }, "MIMTXWADDR0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWADDR0" }, "MIMTXWADDR1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWADDR1" }, "MIMTXWADDR2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWADDR2" }, "MIMTXWADDR3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWADDR3" }, "MIMTXWADDR4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWADDR4" }, "MIMTXWADDR5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWADDR5" }, "MIMTXWADDR6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWADDR6" }, "MIMTXWADDR7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWADDR7" }, "MIMTXWADDR8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWADDR8" }, "MIMTXWADDR9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWADDR9" }, "MIMTXWADDR10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWADDR10" }, "MIMTXWADDR11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWADDR11" }, "MIMTXWADDR12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWADDR12" }, "MIMTXWDATA0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA0" }, "MIMTXWDATA1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA1" }, "MIMTXWDATA2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA2" }, "MIMTXWDATA3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA3" }, "MIMTXWDATA4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA4" }, "MIMTXWDATA5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA5" }, "MIMTXWDATA6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA6" }, "MIMTXWDATA7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA7" }, "MIMTXWDATA8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA8" }, "MIMTXWDATA9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA9" }, "MIMTXWDATA10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA10" }, "MIMTXWDATA11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA11" }, "MIMTXWDATA12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA12" }, "MIMTXWDATA13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA13" }, "MIMTXWDATA14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA14" }, "MIMTXWDATA15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA15" }, "MIMTXWDATA16": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA16" }, "MIMTXWDATA17": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA17" }, "MIMTXWDATA18": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA18" }, "MIMTXWDATA19": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA19" }, "MIMTXWDATA20": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA20" }, "MIMTXWDATA21": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA21" }, "MIMTXWDATA22": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA22" }, "MIMTXWDATA23": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA23" }, "MIMTXWDATA24": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA24" }, "MIMTXWDATA25": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA25" }, "MIMTXWDATA26": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA26" }, "MIMTXWDATA27": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA27" }, "MIMTXWDATA28": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA28" }, "MIMTXWDATA29": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA29" }, "MIMTXWDATA30": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA30" }, "MIMTXWDATA31": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA31" }, "MIMTXWDATA32": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA32" }, "MIMTXWDATA33": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA33" }, "MIMTXWDATA34": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA34" }, "MIMTXWDATA35": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA35" }, "MIMTXWDATA36": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA36" }, "MIMTXWDATA37": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA37" }, "MIMTXWDATA38": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA38" }, "MIMTXWDATA39": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA39" }, "MIMTXWDATA40": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA40" }, "MIMTXWDATA41": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA41" }, "MIMTXWDATA42": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA42" }, "MIMTXWDATA43": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA43" }, "MIMTXWDATA44": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA44" }, "MIMTXWDATA45": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA45" }, "MIMTXWDATA46": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA46" }, "MIMTXWDATA47": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA47" }, "MIMTXWDATA48": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA48" }, "MIMTXWDATA49": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA49" }, "MIMTXWDATA50": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA50" }, "MIMTXWDATA51": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA51" }, "MIMTXWDATA52": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA52" }, "MIMTXWDATA53": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA53" }, "MIMTXWDATA54": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA54" }, "MIMTXWDATA55": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA55" }, "MIMTXWDATA56": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA56" }, "MIMTXWDATA57": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA57" }, "MIMTXWDATA58": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA58" }, "MIMTXWDATA59": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA59" }, "MIMTXWDATA60": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA60" }, "MIMTXWDATA61": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA61" }, "MIMTXWDATA62": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA62" }, "MIMTXWDATA63": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA63" }, "MIMTXWDATA64": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA64" }, "MIMTXWDATA65": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA65" }, "MIMTXWDATA66": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA66" }, "MIMTXWDATA67": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA67" }, "MIMTXWDATA68": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWDATA68" }, "MIMTXWEN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_MIMTXWEN" }, "PIPECLK": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPECLK" }, "PIPERX0CHANISALIGNED": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0CHANISALIGNED" }, "PIPERX0CHARISK0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0CHARISK0" }, "PIPERX0CHARISK1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0CHARISK1" }, "PIPERX0DATA0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA0" }, "PIPERX0DATA1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA1" }, "PIPERX0DATA2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA2" }, "PIPERX0DATA3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA3" }, "PIPERX0DATA4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA4" }, "PIPERX0DATA5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA5" }, "PIPERX0DATA6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA6" }, "PIPERX0DATA7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA7" }, "PIPERX0DATA8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA8" }, "PIPERX0DATA9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA9" }, "PIPERX0DATA10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA10" }, "PIPERX0DATA11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA11" }, "PIPERX0DATA12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA12" }, "PIPERX0DATA13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA13" }, "PIPERX0DATA14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA14" }, "PIPERX0DATA15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0DATA15" }, "PIPERX0ELECIDLE": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0ELECIDLE" }, "PIPERX0PHYSTATUS": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0PHYSTATUS" }, "PIPERX0POLARITY": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPERX0POLARITY" }, "PIPERX0STATUS0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0STATUS0" }, "PIPERX0STATUS1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0STATUS1" }, "PIPERX0STATUS2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0STATUS2" }, "PIPERX0VALID": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX0VALID" }, "PIPERX1CHANISALIGNED": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1CHANISALIGNED" }, "PIPERX1CHARISK0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1CHARISK0" }, "PIPERX1CHARISK1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1CHARISK1" }, "PIPERX1DATA0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA0" }, "PIPERX1DATA1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA1" }, "PIPERX1DATA2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA2" }, "PIPERX1DATA3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA3" }, "PIPERX1DATA4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA4" }, "PIPERX1DATA5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA5" }, "PIPERX1DATA6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA6" }, "PIPERX1DATA7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA7" }, "PIPERX1DATA8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA8" }, "PIPERX1DATA9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA9" }, "PIPERX1DATA10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA10" }, "PIPERX1DATA11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA11" }, "PIPERX1DATA12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA12" }, "PIPERX1DATA13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA13" }, "PIPERX1DATA14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA14" }, "PIPERX1DATA15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1DATA15" }, "PIPERX1ELECIDLE": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1ELECIDLE" }, "PIPERX1PHYSTATUS": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1PHYSTATUS" }, "PIPERX1POLARITY": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPERX1POLARITY" }, "PIPERX1STATUS0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1STATUS0" }, "PIPERX1STATUS1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1STATUS1" }, "PIPERX1STATUS2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1STATUS2" }, "PIPERX1VALID": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX1VALID" }, "PIPERX2CHANISALIGNED": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2CHANISALIGNED" }, "PIPERX2CHARISK0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2CHARISK0" }, "PIPERX2CHARISK1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2CHARISK1" }, "PIPERX2DATA0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA0" }, "PIPERX2DATA1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA1" }, "PIPERX2DATA2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA2" }, "PIPERX2DATA3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA3" }, "PIPERX2DATA4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA4" }, "PIPERX2DATA5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA5" }, "PIPERX2DATA6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA6" }, "PIPERX2DATA7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA7" }, "PIPERX2DATA8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA8" }, "PIPERX2DATA9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA9" }, "PIPERX2DATA10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA10" }, "PIPERX2DATA11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA11" }, "PIPERX2DATA12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA12" }, "PIPERX2DATA13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA13" }, "PIPERX2DATA14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA14" }, "PIPERX2DATA15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2DATA15" }, "PIPERX2ELECIDLE": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2ELECIDLE" }, "PIPERX2PHYSTATUS": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2PHYSTATUS" }, "PIPERX2POLARITY": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPERX2POLARITY" }, "PIPERX2STATUS0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2STATUS0" }, "PIPERX2STATUS1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2STATUS1" }, "PIPERX2STATUS2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2STATUS2" }, "PIPERX2VALID": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX2VALID" }, "PIPERX3CHANISALIGNED": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3CHANISALIGNED" }, "PIPERX3CHARISK0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3CHARISK0" }, "PIPERX3CHARISK1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3CHARISK1" }, "PIPERX3DATA0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA0" }, "PIPERX3DATA1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA1" }, "PIPERX3DATA2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA2" }, "PIPERX3DATA3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA3" }, "PIPERX3DATA4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA4" }, "PIPERX3DATA5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA5" }, "PIPERX3DATA6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA6" }, "PIPERX3DATA7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA7" }, "PIPERX3DATA8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA8" }, "PIPERX3DATA9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA9" }, "PIPERX3DATA10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA10" }, "PIPERX3DATA11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA11" }, "PIPERX3DATA12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA12" }, "PIPERX3DATA13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA13" }, "PIPERX3DATA14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA14" }, "PIPERX3DATA15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3DATA15" }, "PIPERX3ELECIDLE": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3ELECIDLE" }, "PIPERX3PHYSTATUS": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3PHYSTATUS" }, "PIPERX3POLARITY": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPERX3POLARITY" }, "PIPERX3STATUS0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3STATUS0" }, "PIPERX3STATUS1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3STATUS1" }, "PIPERX3STATUS2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3STATUS2" }, "PIPERX3VALID": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX3VALID" }, "PIPERX4CHANISALIGNED": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4CHANISALIGNED" }, "PIPERX4CHARISK0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4CHARISK0" }, "PIPERX4CHARISK1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4CHARISK1" }, "PIPERX4DATA0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA0" }, "PIPERX4DATA1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA1" }, "PIPERX4DATA2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA2" }, "PIPERX4DATA3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA3" }, "PIPERX4DATA4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA4" }, "PIPERX4DATA5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA5" }, "PIPERX4DATA6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA6" }, "PIPERX4DATA7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA7" }, "PIPERX4DATA8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA8" }, "PIPERX4DATA9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA9" }, "PIPERX4DATA10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA10" }, "PIPERX4DATA11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA11" }, "PIPERX4DATA12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA12" }, "PIPERX4DATA13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA13" }, "PIPERX4DATA14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA14" }, "PIPERX4DATA15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4DATA15" }, "PIPERX4ELECIDLE": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4ELECIDLE" }, "PIPERX4PHYSTATUS": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4PHYSTATUS" }, "PIPERX4POLARITY": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPERX4POLARITY" }, "PIPERX4STATUS0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4STATUS0" }, "PIPERX4STATUS1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4STATUS1" }, "PIPERX4STATUS2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4STATUS2" }, "PIPERX4VALID": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX4VALID" }, "PIPERX5CHANISALIGNED": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5CHANISALIGNED" }, "PIPERX5CHARISK0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5CHARISK0" }, "PIPERX5CHARISK1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5CHARISK1" }, "PIPERX5DATA0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA0" }, "PIPERX5DATA1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA1" }, "PIPERX5DATA2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA2" }, "PIPERX5DATA3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA3" }, "PIPERX5DATA4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA4" }, "PIPERX5DATA5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA5" }, "PIPERX5DATA6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA6" }, "PIPERX5DATA7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA7" }, "PIPERX5DATA8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA8" }, "PIPERX5DATA9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA9" }, "PIPERX5DATA10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA10" }, "PIPERX5DATA11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA11" }, "PIPERX5DATA12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA12" }, "PIPERX5DATA13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA13" }, "PIPERX5DATA14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA14" }, "PIPERX5DATA15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5DATA15" }, "PIPERX5ELECIDLE": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5ELECIDLE" }, "PIPERX5PHYSTATUS": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5PHYSTATUS" }, "PIPERX5POLARITY": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPERX5POLARITY" }, "PIPERX5STATUS0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5STATUS0" }, "PIPERX5STATUS1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5STATUS1" }, "PIPERX5STATUS2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5STATUS2" }, "PIPERX5VALID": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX5VALID" }, "PIPERX6CHANISALIGNED": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6CHANISALIGNED" }, "PIPERX6CHARISK0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6CHARISK0" }, "PIPERX6CHARISK1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6CHARISK1" }, "PIPERX6DATA0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA0" }, "PIPERX6DATA1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA1" }, "PIPERX6DATA2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA2" }, "PIPERX6DATA3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA3" }, "PIPERX6DATA4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA4" }, "PIPERX6DATA5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA5" }, "PIPERX6DATA6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA6" }, "PIPERX6DATA7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA7" }, "PIPERX6DATA8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA8" }, "PIPERX6DATA9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA9" }, "PIPERX6DATA10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA10" }, "PIPERX6DATA11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA11" }, "PIPERX6DATA12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA12" }, "PIPERX6DATA13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA13" }, "PIPERX6DATA14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA14" }, "PIPERX6DATA15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6DATA15" }, "PIPERX6ELECIDLE": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6ELECIDLE" }, "PIPERX6PHYSTATUS": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6PHYSTATUS" }, "PIPERX6POLARITY": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPERX6POLARITY" }, "PIPERX6STATUS0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6STATUS0" }, "PIPERX6STATUS1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6STATUS1" }, "PIPERX6STATUS2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6STATUS2" }, "PIPERX6VALID": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX6VALID" }, "PIPERX7CHANISALIGNED": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7CHANISALIGNED" }, "PIPERX7CHARISK0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7CHARISK0" }, "PIPERX7CHARISK1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7CHARISK1" }, "PIPERX7DATA0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA0" }, "PIPERX7DATA1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA1" }, "PIPERX7DATA2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA2" }, "PIPERX7DATA3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA3" }, "PIPERX7DATA4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA4" }, "PIPERX7DATA5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA5" }, "PIPERX7DATA6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA6" }, "PIPERX7DATA7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA7" }, "PIPERX7DATA8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA8" }, "PIPERX7DATA9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA9" }, "PIPERX7DATA10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA10" }, "PIPERX7DATA11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA11" }, "PIPERX7DATA12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA12" }, "PIPERX7DATA13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA13" }, "PIPERX7DATA14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA14" }, "PIPERX7DATA15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7DATA15" }, "PIPERX7ELECIDLE": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7ELECIDLE" }, "PIPERX7PHYSTATUS": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7PHYSTATUS" }, "PIPERX7POLARITY": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPERX7POLARITY" }, "PIPERX7STATUS0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7STATUS0" }, "PIPERX7STATUS1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7STATUS1" }, "PIPERX7STATUS2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7STATUS2" }, "PIPERX7VALID": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PIPERX7VALID" }, "PIPETX0CHARISK0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0CHARISK0" }, "PIPETX0CHARISK1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0CHARISK1" }, "PIPETX0COMPLIANCE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0COMPLIANCE" }, "PIPETX0DATA0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA0" }, "PIPETX0DATA1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA1" }, "PIPETX0DATA2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA2" }, "PIPETX0DATA3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA3" }, "PIPETX0DATA4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA4" }, "PIPETX0DATA5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA5" }, "PIPETX0DATA6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA6" }, "PIPETX0DATA7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA7" }, "PIPETX0DATA8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA8" }, "PIPETX0DATA9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA9" }, "PIPETX0DATA10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA10" }, "PIPETX0DATA11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA11" }, "PIPETX0DATA12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA12" }, "PIPETX0DATA13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA13" }, "PIPETX0DATA14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA14" }, "PIPETX0DATA15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0DATA15" }, "PIPETX0ELECIDLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0ELECIDLE" }, "PIPETX0POWERDOWN0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0POWERDOWN0" }, "PIPETX0POWERDOWN1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX0POWERDOWN1" }, "PIPETX1CHARISK0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1CHARISK0" }, "PIPETX1CHARISK1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1CHARISK1" }, "PIPETX1COMPLIANCE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1COMPLIANCE" }, "PIPETX1DATA0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA0" }, "PIPETX1DATA1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA1" }, "PIPETX1DATA2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA2" }, "PIPETX1DATA3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA3" }, "PIPETX1DATA4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA4" }, "PIPETX1DATA5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA5" }, "PIPETX1DATA6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA6" }, "PIPETX1DATA7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA7" }, "PIPETX1DATA8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA8" }, "PIPETX1DATA9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA9" }, "PIPETX1DATA10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA10" }, "PIPETX1DATA11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA11" }, "PIPETX1DATA12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA12" }, "PIPETX1DATA13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA13" }, "PIPETX1DATA14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA14" }, "PIPETX1DATA15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1DATA15" }, "PIPETX1ELECIDLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1ELECIDLE" }, "PIPETX1POWERDOWN0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1POWERDOWN0" }, "PIPETX1POWERDOWN1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX1POWERDOWN1" }, "PIPETX2CHARISK0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2CHARISK0" }, "PIPETX2CHARISK1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2CHARISK1" }, "PIPETX2COMPLIANCE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2COMPLIANCE" }, "PIPETX2DATA0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA0" }, "PIPETX2DATA1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA1" }, "PIPETX2DATA2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA2" }, "PIPETX2DATA3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA3" }, "PIPETX2DATA4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA4" }, "PIPETX2DATA5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA5" }, "PIPETX2DATA6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA6" }, "PIPETX2DATA7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA7" }, "PIPETX2DATA8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA8" }, "PIPETX2DATA9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA9" }, "PIPETX2DATA10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA10" }, "PIPETX2DATA11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA11" }, "PIPETX2DATA12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA12" }, "PIPETX2DATA13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA13" }, "PIPETX2DATA14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA14" }, "PIPETX2DATA15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2DATA15" }, "PIPETX2ELECIDLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2ELECIDLE" }, "PIPETX2POWERDOWN0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2POWERDOWN0" }, "PIPETX2POWERDOWN1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX2POWERDOWN1" }, "PIPETX3CHARISK0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3CHARISK0" }, "PIPETX3CHARISK1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3CHARISK1" }, "PIPETX3COMPLIANCE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3COMPLIANCE" }, "PIPETX3DATA0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA0" }, "PIPETX3DATA1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA1" }, "PIPETX3DATA2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA2" }, "PIPETX3DATA3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA3" }, "PIPETX3DATA4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA4" }, "PIPETX3DATA5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA5" }, "PIPETX3DATA6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA6" }, "PIPETX3DATA7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA7" }, "PIPETX3DATA8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA8" }, "PIPETX3DATA9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA9" }, "PIPETX3DATA10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA10" }, "PIPETX3DATA11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA11" }, "PIPETX3DATA12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA12" }, "PIPETX3DATA13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA13" }, "PIPETX3DATA14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA14" }, "PIPETX3DATA15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3DATA15" }, "PIPETX3ELECIDLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3ELECIDLE" }, "PIPETX3POWERDOWN0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3POWERDOWN0" }, "PIPETX3POWERDOWN1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX3POWERDOWN1" }, "PIPETX4CHARISK0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4CHARISK0" }, "PIPETX4CHARISK1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4CHARISK1" }, "PIPETX4COMPLIANCE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4COMPLIANCE" }, "PIPETX4DATA0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA0" }, "PIPETX4DATA1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA1" }, "PIPETX4DATA2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA2" }, "PIPETX4DATA3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA3" }, "PIPETX4DATA4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA4" }, "PIPETX4DATA5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA5" }, "PIPETX4DATA6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA6" }, "PIPETX4DATA7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA7" }, "PIPETX4DATA8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA8" }, "PIPETX4DATA9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA9" }, "PIPETX4DATA10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA10" }, "PIPETX4DATA11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA11" }, "PIPETX4DATA12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA12" }, "PIPETX4DATA13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA13" }, "PIPETX4DATA14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA14" }, "PIPETX4DATA15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4DATA15" }, "PIPETX4ELECIDLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4ELECIDLE" }, "PIPETX4POWERDOWN0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4POWERDOWN0" }, "PIPETX4POWERDOWN1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX4POWERDOWN1" }, "PIPETX5CHARISK0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5CHARISK0" }, "PIPETX5CHARISK1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5CHARISK1" }, "PIPETX5COMPLIANCE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5COMPLIANCE" }, "PIPETX5DATA0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA0" }, "PIPETX5DATA1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA1" }, "PIPETX5DATA2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA2" }, "PIPETX5DATA3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA3" }, "PIPETX5DATA4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA4" }, "PIPETX5DATA5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA5" }, "PIPETX5DATA6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA6" }, "PIPETX5DATA7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA7" }, "PIPETX5DATA8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA8" }, "PIPETX5DATA9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA9" }, "PIPETX5DATA10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA10" }, "PIPETX5DATA11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA11" }, "PIPETX5DATA12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA12" }, "PIPETX5DATA13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA13" }, "PIPETX5DATA14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA14" }, "PIPETX5DATA15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5DATA15" }, "PIPETX5ELECIDLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5ELECIDLE" }, "PIPETX5POWERDOWN0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5POWERDOWN0" }, "PIPETX5POWERDOWN1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX5POWERDOWN1" }, "PIPETX6CHARISK0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6CHARISK0" }, "PIPETX6CHARISK1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6CHARISK1" }, "PIPETX6COMPLIANCE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6COMPLIANCE" }, "PIPETX6DATA0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA0" }, "PIPETX6DATA1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA1" }, "PIPETX6DATA2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA2" }, "PIPETX6DATA3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA3" }, "PIPETX6DATA4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA4" }, "PIPETX6DATA5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA5" }, "PIPETX6DATA6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA6" }, "PIPETX6DATA7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA7" }, "PIPETX6DATA8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA8" }, "PIPETX6DATA9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA9" }, "PIPETX6DATA10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA10" }, "PIPETX6DATA11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA11" }, "PIPETX6DATA12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA12" }, "PIPETX6DATA13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA13" }, "PIPETX6DATA14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA14" }, "PIPETX6DATA15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6DATA15" }, "PIPETX6ELECIDLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6ELECIDLE" }, "PIPETX6POWERDOWN0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6POWERDOWN0" }, "PIPETX6POWERDOWN1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX6POWERDOWN1" }, "PIPETX7CHARISK0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7CHARISK0" }, "PIPETX7CHARISK1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7CHARISK1" }, "PIPETX7COMPLIANCE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7COMPLIANCE" }, "PIPETX7DATA0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA0" }, "PIPETX7DATA1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA1" }, "PIPETX7DATA2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA2" }, "PIPETX7DATA3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA3" }, "PIPETX7DATA4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA4" }, "PIPETX7DATA5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA5" }, "PIPETX7DATA6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA6" }, "PIPETX7DATA7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA7" }, "PIPETX7DATA8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA8" }, "PIPETX7DATA9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA9" }, "PIPETX7DATA10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA10" }, "PIPETX7DATA11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA11" }, "PIPETX7DATA12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA12" }, "PIPETX7DATA13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA13" }, "PIPETX7DATA14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA14" }, "PIPETX7DATA15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7DATA15" }, "PIPETX7ELECIDLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7ELECIDLE" }, "PIPETX7POWERDOWN0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7POWERDOWN0" }, "PIPETX7POWERDOWN1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETX7POWERDOWN1" }, "PIPETXDEEMPH": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETXDEEMPH" }, "PIPETXMARGIN0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETXMARGIN0" }, "PIPETXMARGIN1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETXMARGIN1" }, "PIPETXMARGIN2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETXMARGIN2" }, "PIPETXRATE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETXRATE" }, "PIPETXRCVRDET": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETXRCVRDET" }, "PIPETXRESET": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PIPETXRESET" }, "PL2DIRECTEDLSTATE0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PL2DIRECTEDLSTATE0" }, "PL2DIRECTEDLSTATE1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PL2DIRECTEDLSTATE1" }, "PL2DIRECTEDLSTATE2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PL2DIRECTEDLSTATE2" }, "PL2DIRECTEDLSTATE3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PL2DIRECTEDLSTATE3" }, "PL2DIRECTEDLSTATE4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PL2DIRECTEDLSTATE4" }, "PL2L0REQ": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PL2L0REQ" }, "PL2LINKUP": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PL2LINKUP" }, "PL2RECEIVERERR": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PL2RECEIVERERR" }, "PL2RECOVERY": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PL2RECOVERY" }, "PL2RXELECIDLE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PL2RXELECIDLE" }, "PL2RXPMSTATE0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PL2RXPMSTATE0" }, "PL2RXPMSTATE1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PL2RXPMSTATE1" }, "PL2SUSPENDOK": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PL2SUSPENDOK" }, "PLDBGMODE0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDBGMODE0" }, "PLDBGMODE1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDBGMODE1" }, "PLDBGMODE2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDBGMODE2" }, "PLDBGVEC0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLDBGVEC0" }, "PLDBGVEC1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLDBGVEC1" }, "PLDBGVEC2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLDBGVEC2" }, "PLDBGVEC3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLDBGVEC3" }, "PLDBGVEC4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLDBGVEC4" }, "PLDBGVEC5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLDBGVEC5" }, "PLDBGVEC6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLDBGVEC6" }, "PLDBGVEC7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLDBGVEC7" }, "PLDBGVEC8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLDBGVEC8" }, "PLDBGVEC9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLDBGVEC9" }, "PLDBGVEC10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLDBGVEC10" }, "PLDBGVEC11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLDBGVEC11" }, "PLDIRECTEDCHANGEDONE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLDIRECTEDCHANGEDONE" }, "PLDIRECTEDLINKAUTON": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLINKAUTON" }, "PLDIRECTEDLINKCHANGE0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLINKCHANGE0" }, "PLDIRECTEDLINKCHANGE1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLINKCHANGE1" }, "PLDIRECTEDLINKSPEED": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLINKSPEED" }, "PLDIRECTEDLINKWIDTH0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLINKWIDTH0" }, "PLDIRECTEDLINKWIDTH1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLINKWIDTH1" }, "PLDIRECTEDLTSSMNEW0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLTSSMNEW0" }, "PLDIRECTEDLTSSMNEW1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLTSSMNEW1" }, "PLDIRECTEDLTSSMNEW2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLTSSMNEW2" }, "PLDIRECTEDLTSSMNEW3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLTSSMNEW3" }, "PLDIRECTEDLTSSMNEW4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLTSSMNEW4" }, "PLDIRECTEDLTSSMNEW5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLTSSMNEW5" }, "PLDIRECTEDLTSSMNEWVLD": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLTSSMNEWVLD" }, "PLDIRECTEDLTSSMSTALL": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDIRECTEDLTSSMSTALL" }, "PLDOWNSTREAMDEEMPHSOURCE": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLDOWNSTREAMDEEMPHSOURCE" }, "PLINITIALLINKWIDTH0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLINITIALLINKWIDTH0" }, "PLINITIALLINKWIDTH1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLINITIALLINKWIDTH1" }, "PLINITIALLINKWIDTH2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLINITIALLINKWIDTH2" }, "PLLANEREVERSALMODE0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLLANEREVERSALMODE0" }, "PLLANEREVERSALMODE1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLLANEREVERSALMODE1" }, "PLLINKGEN2CAP": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLLINKGEN2CAP" }, "PLLINKPARTNERGEN2SUPPORTED": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLLINKPARTNERGEN2SUPPORTED" }, "PLLINKUPCFGCAP": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLLINKUPCFGCAP" }, "PLLTSSMSTATE0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLLTSSMSTATE0" }, "PLLTSSMSTATE1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLLTSSMSTATE1" }, "PLLTSSMSTATE2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLLTSSMSTATE2" }, "PLLTSSMSTATE3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLLTSSMSTATE3" }, "PLLTSSMSTATE4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLLTSSMSTATE4" }, "PLLTSSMSTATE5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLLTSSMSTATE5" }, "PLPHYLNKUPN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLPHYLNKUPN" }, "PLRECEIVEDHOTRST": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLRECEIVEDHOTRST" }, "PLRSTN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLRSTN" }, "PLRXPMSTATE0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLRXPMSTATE0" }, "PLRXPMSTATE1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLRXPMSTATE1" }, "PLSELLNKRATE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLSELLNKRATE" }, "PLSELLNKWIDTH0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLSELLNKWIDTH0" }, "PLSELLNKWIDTH1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLSELLNKWIDTH1" }, "PLTRANSMITHOTRST": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLTRANSMITHOTRST" }, "PLTXPMSTATE0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLTXPMSTATE0" }, "PLTXPMSTATE1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLTXPMSTATE1" }, "PLTXPMSTATE2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PLTXPMSTATE2" }, "PLUPSTREAMPREFERDEEMPH": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PLUPSTREAMPREFERDEEMPH" }, "PMVDIVIDE0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PMVDIVIDE0" }, "PMVDIVIDE1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PMVDIVIDE1" }, "PMVENABLEN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PMVENABLEN" }, "PMVOUT": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_PMVOUT" }, "PMVSELECT0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PMVSELECT0" }, "PMVSELECT1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PMVSELECT1" }, "PMVSELECT2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_PMVSELECT2" }, "RECEIVEDFUNCLVLRSTN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_RECEIVEDFUNCLVLRSTN" }, "SCANENABLEN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_SCANENABLEN" }, "SCANMODEN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_SCANMODEN" }, "SYSRSTN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_SYSRSTN" }, "TL2ASPMSUSPENDCREDITCHECK": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TL2ASPMSUSPENDCREDITCHECK" }, "TL2ASPMSUSPENDCREDITCHECKOK": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ASPMSUSPENDCREDITCHECKOK" }, "TL2ASPMSUSPENDREQ": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ASPMSUSPENDREQ" }, "TL2ERRFCPE": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRFCPE" }, "TL2ERRHDR0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR0" }, "TL2ERRHDR1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR1" }, "TL2ERRHDR2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR2" }, "TL2ERRHDR3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR3" }, "TL2ERRHDR4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR4" }, "TL2ERRHDR5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR5" }, "TL2ERRHDR6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR6" }, "TL2ERRHDR7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR7" }, "TL2ERRHDR8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR8" }, "TL2ERRHDR9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR9" }, "TL2ERRHDR10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR10" }, "TL2ERRHDR11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR11" }, "TL2ERRHDR12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR12" }, "TL2ERRHDR13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR13" }, "TL2ERRHDR14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR14" }, "TL2ERRHDR15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR15" }, "TL2ERRHDR16": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR16" }, "TL2ERRHDR17": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR17" }, "TL2ERRHDR18": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR18" }, "TL2ERRHDR19": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR19" }, "TL2ERRHDR20": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR20" }, "TL2ERRHDR21": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR21" }, "TL2ERRHDR22": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR22" }, "TL2ERRHDR23": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR23" }, "TL2ERRHDR24": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR24" }, "TL2ERRHDR25": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR25" }, "TL2ERRHDR26": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR26" }, "TL2ERRHDR27": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR27" }, "TL2ERRHDR28": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR28" }, "TL2ERRHDR29": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR29" }, "TL2ERRHDR30": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR30" }, "TL2ERRHDR31": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR31" }, "TL2ERRHDR32": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR32" }, "TL2ERRHDR33": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR33" }, "TL2ERRHDR34": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR34" }, "TL2ERRHDR35": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR35" }, "TL2ERRHDR36": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR36" }, "TL2ERRHDR37": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR37" }, "TL2ERRHDR38": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR38" }, "TL2ERRHDR39": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR39" }, "TL2ERRHDR40": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR40" }, "TL2ERRHDR41": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR41" }, "TL2ERRHDR42": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR42" }, "TL2ERRHDR43": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR43" }, "TL2ERRHDR44": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR44" }, "TL2ERRHDR45": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR45" }, "TL2ERRHDR46": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR46" }, "TL2ERRHDR47": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR47" }, "TL2ERRHDR48": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR48" }, "TL2ERRHDR49": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR49" }, "TL2ERRHDR50": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR50" }, "TL2ERRHDR51": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR51" }, "TL2ERRHDR52": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR52" }, "TL2ERRHDR53": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR53" }, "TL2ERRHDR54": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR54" }, "TL2ERRHDR55": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR55" }, "TL2ERRHDR56": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR56" }, "TL2ERRHDR57": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR57" }, "TL2ERRHDR58": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR58" }, "TL2ERRHDR59": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR59" }, "TL2ERRHDR60": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR60" }, "TL2ERRHDR61": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR61" }, "TL2ERRHDR62": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR62" }, "TL2ERRHDR63": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRHDR63" }, "TL2ERRMALFORMED": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRMALFORMED" }, "TL2ERRRXOVERFLOW": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2ERRRXOVERFLOW" }, "TL2PPMSUSPENDOK": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TL2PPMSUSPENDOK" }, "TL2PPMSUSPENDREQ": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TL2PPMSUSPENDREQ" }, "TLRSTN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TLRSTN" }, "TRNFCCPLD0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLD0" }, "TRNFCCPLD1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLD1" }, "TRNFCCPLD2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLD2" }, "TRNFCCPLD3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLD3" }, "TRNFCCPLD4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLD4" }, "TRNFCCPLD5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLD5" }, "TRNFCCPLD6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLD6" }, "TRNFCCPLD7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLD7" }, "TRNFCCPLD8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLD8" }, "TRNFCCPLD9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLD9" }, "TRNFCCPLD10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLD10" }, "TRNFCCPLD11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLD11" }, "TRNFCCPLH0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLH0" }, "TRNFCCPLH1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLH1" }, "TRNFCCPLH2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLH2" }, "TRNFCCPLH3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLH3" }, "TRNFCCPLH4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLH4" }, "TRNFCCPLH5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLH5" }, "TRNFCCPLH6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLH6" }, "TRNFCCPLH7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCCPLH7" }, "TRNFCNPD0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPD0" }, "TRNFCNPD1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPD1" }, "TRNFCNPD2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPD2" }, "TRNFCNPD3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPD3" }, "TRNFCNPD4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPD4" }, "TRNFCNPD5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPD5" }, "TRNFCNPD6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPD6" }, "TRNFCNPD7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPD7" }, "TRNFCNPD8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPD8" }, "TRNFCNPD9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPD9" }, "TRNFCNPD10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPD10" }, "TRNFCNPD11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPD11" }, "TRNFCNPH0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPH0" }, "TRNFCNPH1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPH1" }, "TRNFCNPH2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPH2" }, "TRNFCNPH3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPH3" }, "TRNFCNPH4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPH4" }, "TRNFCNPH5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPH5" }, "TRNFCNPH6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPH6" }, "TRNFCNPH7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCNPH7" }, "TRNFCPD0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPD0" }, "TRNFCPD1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPD1" }, "TRNFCPD2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPD2" }, "TRNFCPD3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPD3" }, "TRNFCPD4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPD4" }, "TRNFCPD5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPD5" }, "TRNFCPD6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPD6" }, "TRNFCPD7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPD7" }, "TRNFCPD8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPD8" }, "TRNFCPD9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPD9" }, "TRNFCPD10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPD10" }, "TRNFCPD11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPD11" }, "TRNFCPH0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPH0" }, "TRNFCPH1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPH1" }, "TRNFCPH2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPH2" }, "TRNFCPH3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPH3" }, "TRNFCPH4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPH4" }, "TRNFCPH5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPH5" }, "TRNFCPH6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPH6" }, "TRNFCPH7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNFCPH7" }, "TRNFCSEL0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNFCSEL0" }, "TRNFCSEL1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNFCSEL1" }, "TRNFCSEL2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNFCSEL2" }, "TRNLNKUP": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNLNKUP" }, "TRNRBARHIT0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRBARHIT0" }, "TRNRBARHIT1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRBARHIT1" }, "TRNRBARHIT2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRBARHIT2" }, "TRNRBARHIT3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRBARHIT3" }, "TRNRBARHIT4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRBARHIT4" }, "TRNRBARHIT5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRBARHIT5" }, "TRNRBARHIT6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRBARHIT6" }, "TRNRBARHIT7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRBARHIT7" }, "TRNRD0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD0" }, "TRNRD1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD1" }, "TRNRD2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD2" }, "TRNRD3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD3" }, "TRNRD4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD4" }, "TRNRD5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD5" }, "TRNRD6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD6" }, "TRNRD7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD7" }, "TRNRD8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD8" }, "TRNRD9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD9" }, "TRNRD10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD10" }, "TRNRD11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD11" }, "TRNRD12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD12" }, "TRNRD13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD13" }, "TRNRD14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD14" }, "TRNRD15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD15" }, "TRNRD16": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD16" }, "TRNRD17": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD17" }, "TRNRD18": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD18" }, "TRNRD19": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD19" }, "TRNRD20": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD20" }, "TRNRD21": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD21" }, "TRNRD22": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD22" }, "TRNRD23": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD23" }, "TRNRD24": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD24" }, "TRNRD25": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD25" }, "TRNRD26": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD26" }, "TRNRD27": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD27" }, "TRNRD28": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD28" }, "TRNRD29": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD29" }, "TRNRD30": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD30" }, "TRNRD31": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD31" }, "TRNRD32": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD32" }, "TRNRD33": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD33" }, "TRNRD34": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD34" }, "TRNRD35": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD35" }, "TRNRD36": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD36" }, "TRNRD37": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD37" }, "TRNRD38": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD38" }, "TRNRD39": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD39" }, "TRNRD40": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD40" }, "TRNRD41": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD41" }, "TRNRD42": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD42" }, "TRNRD43": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD43" }, "TRNRD44": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD44" }, "TRNRD45": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD45" }, "TRNRD46": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD46" }, "TRNRD47": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD47" }, "TRNRD48": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD48" }, "TRNRD49": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD49" }, "TRNRD50": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD50" }, "TRNRD51": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD51" }, "TRNRD52": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD52" }, "TRNRD53": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD53" }, "TRNRD54": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD54" }, "TRNRD55": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD55" }, "TRNRD56": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD56" }, "TRNRD57": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD57" }, "TRNRD58": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD58" }, "TRNRD59": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD59" }, "TRNRD60": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD60" }, "TRNRD61": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD61" }, "TRNRD62": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD62" }, "TRNRD63": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD63" }, "TRNRD64": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD64" }, "TRNRD65": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD65" }, "TRNRD66": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD66" }, "TRNRD67": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD67" }, "TRNRD68": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD68" }, "TRNRD69": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD69" }, "TRNRD70": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD70" }, "TRNRD71": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD71" }, "TRNRD72": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD72" }, "TRNRD73": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD73" }, "TRNRD74": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD74" }, "TRNRD75": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD75" }, "TRNRD76": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD76" }, "TRNRD77": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD77" }, "TRNRD78": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD78" }, "TRNRD79": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD79" }, "TRNRD80": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD80" }, "TRNRD81": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD81" }, "TRNRD82": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD82" }, "TRNRD83": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD83" }, "TRNRD84": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD84" }, "TRNRD85": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD85" }, "TRNRD86": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD86" }, "TRNRD87": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD87" }, "TRNRD88": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD88" }, "TRNRD89": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD89" }, "TRNRD90": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD90" }, "TRNRD91": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD91" }, "TRNRD92": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD92" }, "TRNRD93": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD93" }, "TRNRD94": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD94" }, "TRNRD95": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD95" }, "TRNRD96": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD96" }, "TRNRD97": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD97" }, "TRNRD98": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD98" }, "TRNRD99": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD99" }, "TRNRD100": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD100" }, "TRNRD101": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD101" }, "TRNRD102": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD102" }, "TRNRD103": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD103" }, "TRNRD104": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD104" }, "TRNRD105": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD105" }, "TRNRD106": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD106" }, "TRNRD107": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD107" }, "TRNRD108": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD108" }, "TRNRD109": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD109" }, "TRNRD110": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD110" }, "TRNRD111": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD111" }, "TRNRD112": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD112" }, "TRNRD113": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD113" }, "TRNRD114": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD114" }, "TRNRD115": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD115" }, "TRNRD116": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD116" }, "TRNRD117": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD117" }, "TRNRD118": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD118" }, "TRNRD119": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD119" }, "TRNRD120": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD120" }, "TRNRD121": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD121" }, "TRNRD122": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD122" }, "TRNRD123": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD123" }, "TRNRD124": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD124" }, "TRNRD125": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD125" }, "TRNRD126": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD126" }, "TRNRD127": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRD127" }, "TRNRDLLPDATA0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA0" }, "TRNRDLLPDATA1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA1" }, "TRNRDLLPDATA2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA2" }, "TRNRDLLPDATA3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA3" }, "TRNRDLLPDATA4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA4" }, "TRNRDLLPDATA5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA5" }, "TRNRDLLPDATA6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA6" }, "TRNRDLLPDATA7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA7" }, "TRNRDLLPDATA8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA8" }, "TRNRDLLPDATA9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA9" }, "TRNRDLLPDATA10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA10" }, "TRNRDLLPDATA11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA11" }, "TRNRDLLPDATA12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA12" }, "TRNRDLLPDATA13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA13" }, "TRNRDLLPDATA14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA14" }, "TRNRDLLPDATA15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA15" }, "TRNRDLLPDATA16": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA16" }, "TRNRDLLPDATA17": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA17" }, "TRNRDLLPDATA18": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA18" }, "TRNRDLLPDATA19": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA19" }, "TRNRDLLPDATA20": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA20" }, "TRNRDLLPDATA21": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA21" }, "TRNRDLLPDATA22": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA22" }, "TRNRDLLPDATA23": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA23" }, "TRNRDLLPDATA24": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA24" }, "TRNRDLLPDATA25": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA25" }, "TRNRDLLPDATA26": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA26" }, "TRNRDLLPDATA27": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA27" }, "TRNRDLLPDATA28": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA28" }, "TRNRDLLPDATA29": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA29" }, "TRNRDLLPDATA30": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA30" }, "TRNRDLLPDATA31": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA31" }, "TRNRDLLPDATA32": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA32" }, "TRNRDLLPDATA33": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA33" }, "TRNRDLLPDATA34": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA34" }, "TRNRDLLPDATA35": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA35" }, "TRNRDLLPDATA36": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA36" }, "TRNRDLLPDATA37": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA37" }, "TRNRDLLPDATA38": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA38" }, "TRNRDLLPDATA39": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA39" }, "TRNRDLLPDATA40": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA40" }, "TRNRDLLPDATA41": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA41" }, "TRNRDLLPDATA42": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA42" }, "TRNRDLLPDATA43": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA43" }, "TRNRDLLPDATA44": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA44" }, "TRNRDLLPDATA45": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA45" }, "TRNRDLLPDATA46": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA46" }, "TRNRDLLPDATA47": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA47" }, "TRNRDLLPDATA48": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA48" }, "TRNRDLLPDATA49": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA49" }, "TRNRDLLPDATA50": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA50" }, "TRNRDLLPDATA51": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA51" }, "TRNRDLLPDATA52": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA52" }, "TRNRDLLPDATA53": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA53" }, "TRNRDLLPDATA54": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA54" }, "TRNRDLLPDATA55": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA55" }, "TRNRDLLPDATA56": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA56" }, "TRNRDLLPDATA57": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA57" }, "TRNRDLLPDATA58": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA58" }, "TRNRDLLPDATA59": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA59" }, "TRNRDLLPDATA60": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA60" }, "TRNRDLLPDATA61": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA61" }, "TRNRDLLPDATA62": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA62" }, "TRNRDLLPDATA63": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPDATA63" }, "TRNRDLLPSRCRDY0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPSRCRDY0" }, "TRNRDLLPSRCRDY1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRDLLPSRCRDY1" }, "TRNRDSTRDY": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNRDSTRDY" }, "TRNRECRCERR": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRECRCERR" }, "TRNREOF": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNREOF" }, "TRNRERRFWD": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRERRFWD" }, "TRNRFCPRET": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNRFCPRET" }, "TRNRNPOK": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNRNPOK" }, "TRNRNPREQ": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNRNPREQ" }, "TRNRREM0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRREM0" }, "TRNRREM1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRREM1" }, "TRNRSOF": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRSOF" }, "TRNRSRCDSC": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRSRCDSC" }, "TRNRSRCRDY": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNRSRCRDY" }, "TRNTBUFAV0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNTBUFAV0" }, "TRNTBUFAV1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNTBUFAV1" }, "TRNTBUFAV2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNTBUFAV2" }, "TRNTBUFAV3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNTBUFAV3" }, "TRNTBUFAV4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNTBUFAV4" }, "TRNTBUFAV5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNTBUFAV5" }, "TRNTCFGGNT": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTCFGGNT" }, "TRNTCFGREQ": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNTCFGREQ" }, "TRNTD0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD0" }, "TRNTD1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD1" }, "TRNTD2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD2" }, "TRNTD3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD3" }, "TRNTD4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD4" }, "TRNTD5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD5" }, "TRNTD6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD6" }, "TRNTD7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD7" }, "TRNTD8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD8" }, "TRNTD9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD9" }, "TRNTD10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD10" }, "TRNTD11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD11" }, "TRNTD12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD12" }, "TRNTD13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD13" }, "TRNTD14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD14" }, "TRNTD15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD15" }, "TRNTD16": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD16" }, "TRNTD17": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD17" }, "TRNTD18": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD18" }, "TRNTD19": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD19" }, "TRNTD20": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD20" }, "TRNTD21": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD21" }, "TRNTD22": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD22" }, "TRNTD23": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD23" }, "TRNTD24": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD24" }, "TRNTD25": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD25" }, "TRNTD26": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD26" }, "TRNTD27": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD27" }, "TRNTD28": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD28" }, "TRNTD29": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD29" }, "TRNTD30": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD30" }, "TRNTD31": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD31" }, "TRNTD32": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD32" }, "TRNTD33": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD33" }, "TRNTD34": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD34" }, "TRNTD35": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD35" }, "TRNTD36": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD36" }, "TRNTD37": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD37" }, "TRNTD38": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD38" }, "TRNTD39": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD39" }, "TRNTD40": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD40" }, "TRNTD41": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD41" }, "TRNTD42": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD42" }, "TRNTD43": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD43" }, "TRNTD44": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD44" }, "TRNTD45": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD45" }, "TRNTD46": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD46" }, "TRNTD47": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD47" }, "TRNTD48": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD48" }, "TRNTD49": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD49" }, "TRNTD50": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD50" }, "TRNTD51": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD51" }, "TRNTD52": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD52" }, "TRNTD53": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD53" }, "TRNTD54": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD54" }, "TRNTD55": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD55" }, "TRNTD56": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD56" }, "TRNTD57": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD57" }, "TRNTD58": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD58" }, "TRNTD59": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD59" }, "TRNTD60": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD60" }, "TRNTD61": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD61" }, "TRNTD62": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD62" }, "TRNTD63": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD63" }, "TRNTD64": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD64" }, "TRNTD65": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD65" }, "TRNTD66": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD66" }, "TRNTD67": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD67" }, "TRNTD68": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD68" }, "TRNTD69": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD69" }, "TRNTD70": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD70" }, "TRNTD71": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD71" }, "TRNTD72": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD72" }, "TRNTD73": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD73" }, "TRNTD74": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD74" }, "TRNTD75": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD75" }, "TRNTD76": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD76" }, "TRNTD77": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD77" }, "TRNTD78": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD78" }, "TRNTD79": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD79" }, "TRNTD80": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD80" }, "TRNTD81": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD81" }, "TRNTD82": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD82" }, "TRNTD83": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD83" }, "TRNTD84": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD84" }, "TRNTD85": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD85" }, "TRNTD86": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD86" }, "TRNTD87": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD87" }, "TRNTD88": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD88" }, "TRNTD89": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD89" }, "TRNTD90": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD90" }, "TRNTD91": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD91" }, "TRNTD92": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD92" }, "TRNTD93": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD93" }, "TRNTD94": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD94" }, "TRNTD95": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD95" }, "TRNTD96": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD96" }, "TRNTD97": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD97" }, "TRNTD98": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD98" }, "TRNTD99": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD99" }, "TRNTD100": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD100" }, "TRNTD101": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD101" }, "TRNTD102": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD102" }, "TRNTD103": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD103" }, "TRNTD104": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD104" }, "TRNTD105": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD105" }, "TRNTD106": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD106" }, "TRNTD107": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD107" }, "TRNTD108": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD108" }, "TRNTD109": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD109" }, "TRNTD110": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD110" }, "TRNTD111": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD111" }, "TRNTD112": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD112" }, "TRNTD113": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD113" }, "TRNTD114": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD114" }, "TRNTD115": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD115" }, "TRNTD116": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD116" }, "TRNTD117": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD117" }, "TRNTD118": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD118" }, "TRNTD119": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD119" }, "TRNTD120": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD120" }, "TRNTD121": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD121" }, "TRNTD122": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD122" }, "TRNTD123": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD123" }, "TRNTD124": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD124" }, "TRNTD125": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD125" }, "TRNTD126": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD126" }, "TRNTD127": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTD127" }, "TRNTDLLPDATA0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA0" }, "TRNTDLLPDATA1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA1" }, "TRNTDLLPDATA2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA2" }, "TRNTDLLPDATA3": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA3" }, "TRNTDLLPDATA4": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA4" }, "TRNTDLLPDATA5": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA5" }, "TRNTDLLPDATA6": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA6" }, "TRNTDLLPDATA7": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA7" }, "TRNTDLLPDATA8": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA8" }, "TRNTDLLPDATA9": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA9" }, "TRNTDLLPDATA10": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA10" }, "TRNTDLLPDATA11": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA11" }, "TRNTDLLPDATA12": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA12" }, "TRNTDLLPDATA13": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA13" }, "TRNTDLLPDATA14": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA14" }, "TRNTDLLPDATA15": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA15" }, "TRNTDLLPDATA16": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA16" }, "TRNTDLLPDATA17": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA17" }, "TRNTDLLPDATA18": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA18" }, "TRNTDLLPDATA19": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA19" }, "TRNTDLLPDATA20": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA20" }, "TRNTDLLPDATA21": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA21" }, "TRNTDLLPDATA22": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA22" }, "TRNTDLLPDATA23": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA23" }, "TRNTDLLPDATA24": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA24" }, "TRNTDLLPDATA25": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA25" }, "TRNTDLLPDATA26": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA26" }, "TRNTDLLPDATA27": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA27" }, "TRNTDLLPDATA28": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA28" }, "TRNTDLLPDATA29": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA29" }, "TRNTDLLPDATA30": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA30" }, "TRNTDLLPDATA31": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPDATA31" }, "TRNTDLLPDSTRDY": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNTDLLPDSTRDY" }, "TRNTDLLPSRCRDY": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTDLLPSRCRDY" }, "TRNTDSTRDY0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNTDSTRDY0" }, "TRNTDSTRDY1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNTDSTRDY1" }, "TRNTDSTRDY2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNTDSTRDY2" }, "TRNTDSTRDY3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNTDSTRDY3" }, "TRNTECRCGEN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTECRCGEN" }, "TRNTEOF": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTEOF" }, "TRNTERRDROP": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_TRNTERRDROP" }, "TRNTERRFWD": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTERRFWD" }, "TRNTREM0": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTREM0" }, "TRNTREM1": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTREM1" }, "TRNTSOF": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTSOF" }, "TRNTSRCDSC": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTSRCDSC" }, "TRNTSRCRDY": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTSRCRDY" }, "TRNTSTR": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_TRNTSTR" }, "USERCLK": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_USERCLK" }, "USERCLK2": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_USERCLK2" }, "USERCLKPREBUF": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_USERCLKPREBUF" }, "USERCLKPREBUFEN": { "cap": "0.000", "delay": [ "0.000", "0.000", "0.000", "0.000" ], "wire": "PCIE_USERCLKPREBUFEN" }, "USERRSTN": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_USERRSTN" }, "XILUNCONNOUT0": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT0" }, "XILUNCONNOUT1": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT1" }, "XILUNCONNOUT2": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT2" }, "XILUNCONNOUT3": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT3" }, "XILUNCONNOUT4": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT4" }, "XILUNCONNOUT5": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT5" }, "XILUNCONNOUT6": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT6" }, "XILUNCONNOUT7": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT7" }, "XILUNCONNOUT8": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT8" }, "XILUNCONNOUT9": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT9" }, "XILUNCONNOUT10": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT10" }, "XILUNCONNOUT11": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT11" }, "XILUNCONNOUT12": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT12" }, "XILUNCONNOUT13": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT13" }, "XILUNCONNOUT14": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT14" }, "XILUNCONNOUT15": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT15" }, "XILUNCONNOUT16": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT16" }, "XILUNCONNOUT17": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT17" }, "XILUNCONNOUT18": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT18" }, "XILUNCONNOUT19": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT19" }, "XILUNCONNOUT20": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT20" }, "XILUNCONNOUT21": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT21" }, "XILUNCONNOUT22": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT22" }, "XILUNCONNOUT23": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT23" }, "XILUNCONNOUT24": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT24" }, "XILUNCONNOUT25": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT25" }, "XILUNCONNOUT26": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT26" }, "XILUNCONNOUT27": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT27" }, "XILUNCONNOUT28": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT28" }, "XILUNCONNOUT29": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT29" }, "XILUNCONNOUT30": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT30" }, "XILUNCONNOUT31": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT31" }, "XILUNCONNOUT32": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT32" }, "XILUNCONNOUT33": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT33" }, "XILUNCONNOUT34": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT34" }, "XILUNCONNOUT35": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT35" }, "XILUNCONNOUT36": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT36" }, "XILUNCONNOUT37": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT37" }, "XILUNCONNOUT38": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT38" }, "XILUNCONNOUT39": { "delay": [ "0.000", "0.000", "0.000", "0.000" ], "res": "1375.0", "wire": "PCIE_XILUNCONNOUT39" } }, "type": "PCIE_2_1", "x_coord": 0, "y_coord": 0 } ], "tile_type": "PCIE_BOT", "wires": { "PCIE_BLOCK_OUTS_B0_L_0": null, "PCIE_BLOCK_OUTS_B0_L_1": null, "PCIE_BLOCK_OUTS_B0_L_2": null, "PCIE_BLOCK_OUTS_B0_L_3": null, "PCIE_BLOCK_OUTS_B0_L_4": null, "PCIE_BLOCK_OUTS_B0_L_5": null, "PCIE_BLOCK_OUTS_B0_L_6": null, "PCIE_BLOCK_OUTS_B0_L_7": null, "PCIE_BLOCK_OUTS_B0_L_8": null, "PCIE_BLOCK_OUTS_B0_L_9": null, "PCIE_BLOCK_OUTS_B0_L_10": null, "PCIE_BLOCK_OUTS_B0_L_11": null, "PCIE_BLOCK_OUTS_B0_L_12": null, "PCIE_BLOCK_OUTS_B0_L_13": null, "PCIE_BLOCK_OUTS_B0_L_14": null, "PCIE_BLOCK_OUTS_B0_L_15": null, "PCIE_BLOCK_OUTS_B0_L_16": null, "PCIE_BLOCK_OUTS_B0_L_17": null, "PCIE_BLOCK_OUTS_B0_L_18": null, "PCIE_BLOCK_OUTS_B0_L_19": null, "PCIE_BLOCK_OUTS_B0_R_0": null, "PCIE_BLOCK_OUTS_B0_R_1": null, "PCIE_BLOCK_OUTS_B0_R_2": null, "PCIE_BLOCK_OUTS_B0_R_3": null, "PCIE_BLOCK_OUTS_B0_R_4": null, "PCIE_BLOCK_OUTS_B0_R_5": null, "PCIE_BLOCK_OUTS_B0_R_6": null, "PCIE_BLOCK_OUTS_B0_R_7": null, "PCIE_BLOCK_OUTS_B0_R_8": null, "PCIE_BLOCK_OUTS_B0_R_9": null, "PCIE_BLOCK_OUTS_B0_R_10": null, "PCIE_BLOCK_OUTS_B0_R_11": null, "PCIE_BLOCK_OUTS_B0_R_12": null, "PCIE_BLOCK_OUTS_B0_R_13": null, "PCIE_BLOCK_OUTS_B0_R_14": null, "PCIE_BLOCK_OUTS_B0_R_15": null, "PCIE_BLOCK_OUTS_B0_R_16": null, "PCIE_BLOCK_OUTS_B0_R_17": null, "PCIE_BLOCK_OUTS_B0_R_18": null, "PCIE_BLOCK_OUTS_B0_R_19": null, "PCIE_BLOCK_OUTS_B1_L_0": null, "PCIE_BLOCK_OUTS_B1_L_1": null, "PCIE_BLOCK_OUTS_B1_L_2": null, "PCIE_BLOCK_OUTS_B1_L_3": null, "PCIE_BLOCK_OUTS_B1_L_4": null, "PCIE_BLOCK_OUTS_B1_L_5": null, "PCIE_BLOCK_OUTS_B1_L_6": null, "PCIE_BLOCK_OUTS_B1_L_7": null, "PCIE_BLOCK_OUTS_B1_L_8": null, "PCIE_BLOCK_OUTS_B1_L_9": null, "PCIE_BLOCK_OUTS_B1_L_10": null, "PCIE_BLOCK_OUTS_B1_L_11": null, "PCIE_BLOCK_OUTS_B1_L_12": null, "PCIE_BLOCK_OUTS_B1_L_13": null, "PCIE_BLOCK_OUTS_B1_L_14": null, "PCIE_BLOCK_OUTS_B1_L_15": null, "PCIE_BLOCK_OUTS_B1_L_16": null, "PCIE_BLOCK_OUTS_B1_L_17": null, "PCIE_BLOCK_OUTS_B1_L_18": null, "PCIE_BLOCK_OUTS_B1_L_19": null, "PCIE_BLOCK_OUTS_B1_R_0": null, "PCIE_BLOCK_OUTS_B1_R_1": null, "PCIE_BLOCK_OUTS_B1_R_2": null, "PCIE_BLOCK_OUTS_B1_R_3": null, "PCIE_BLOCK_OUTS_B1_R_4": null, "PCIE_BLOCK_OUTS_B1_R_5": null, "PCIE_BLOCK_OUTS_B1_R_6": null, "PCIE_BLOCK_OUTS_B1_R_7": null, "PCIE_BLOCK_OUTS_B1_R_8": null, "PCIE_BLOCK_OUTS_B1_R_9": null, "PCIE_BLOCK_OUTS_B1_R_10": null, "PCIE_BLOCK_OUTS_B1_R_11": null, "PCIE_BLOCK_OUTS_B1_R_12": null, "PCIE_BLOCK_OUTS_B1_R_13": null, "PCIE_BLOCK_OUTS_B1_R_14": null, "PCIE_BLOCK_OUTS_B1_R_15": null, "PCIE_BLOCK_OUTS_B1_R_16": null, "PCIE_BLOCK_OUTS_B1_R_17": null, "PCIE_BLOCK_OUTS_B1_R_18": null, "PCIE_BLOCK_OUTS_B1_R_19": null, "PCIE_BLOCK_OUTS_B2_L_0": null, "PCIE_BLOCK_OUTS_B2_L_1": null, "PCIE_BLOCK_OUTS_B2_L_2": null, "PCIE_BLOCK_OUTS_B2_L_3": null, "PCIE_BLOCK_OUTS_B2_L_4": null, "PCIE_BLOCK_OUTS_B2_L_5": null, "PCIE_BLOCK_OUTS_B2_L_6": null, "PCIE_BLOCK_OUTS_B2_L_7": null, "PCIE_BLOCK_OUTS_B2_L_8": null, "PCIE_BLOCK_OUTS_B2_L_9": null, "PCIE_BLOCK_OUTS_B2_L_10": null, "PCIE_BLOCK_OUTS_B2_L_11": null, "PCIE_BLOCK_OUTS_B2_L_12": null, "PCIE_BLOCK_OUTS_B2_L_13": null, "PCIE_BLOCK_OUTS_B2_L_14": null, "PCIE_BLOCK_OUTS_B2_L_15": null, "PCIE_BLOCK_OUTS_B2_L_16": null, "PCIE_BLOCK_OUTS_B2_L_17": null, "PCIE_BLOCK_OUTS_B2_L_18": null, "PCIE_BLOCK_OUTS_B2_L_19": null, "PCIE_BLOCK_OUTS_B2_R_0": null, "PCIE_BLOCK_OUTS_B2_R_1": null, "PCIE_BLOCK_OUTS_B2_R_2": null, "PCIE_BLOCK_OUTS_B2_R_3": null, "PCIE_BLOCK_OUTS_B2_R_4": null, "PCIE_BLOCK_OUTS_B2_R_5": null, "PCIE_BLOCK_OUTS_B2_R_6": null, "PCIE_BLOCK_OUTS_B2_R_7": null, "PCIE_BLOCK_OUTS_B2_R_8": null, "PCIE_BLOCK_OUTS_B2_R_9": null, "PCIE_BLOCK_OUTS_B2_R_10": null, "PCIE_BLOCK_OUTS_B2_R_11": null, "PCIE_BLOCK_OUTS_B2_R_12": null, "PCIE_BLOCK_OUTS_B2_R_13": null, "PCIE_BLOCK_OUTS_B2_R_14": null, "PCIE_BLOCK_OUTS_B2_R_15": null, "PCIE_BLOCK_OUTS_B2_R_16": null, "PCIE_BLOCK_OUTS_B2_R_17": null, "PCIE_BLOCK_OUTS_B2_R_18": null, "PCIE_BLOCK_OUTS_B2_R_19": null, "PCIE_BLOCK_OUTS_B3_L_0": null, "PCIE_BLOCK_OUTS_B3_L_1": null, "PCIE_BLOCK_OUTS_B3_L_2": null, "PCIE_BLOCK_OUTS_B3_L_3": null, "PCIE_BLOCK_OUTS_B3_L_4": null, "PCIE_BLOCK_OUTS_B3_L_5": null, "PCIE_BLOCK_OUTS_B3_L_6": null, "PCIE_BLOCK_OUTS_B3_L_7": null, "PCIE_BLOCK_OUTS_B3_L_8": null, "PCIE_BLOCK_OUTS_B3_L_9": null, "PCIE_BLOCK_OUTS_B3_L_10": null, "PCIE_BLOCK_OUTS_B3_L_11": null, "PCIE_BLOCK_OUTS_B3_L_12": null, "PCIE_BLOCK_OUTS_B3_L_13": null, "PCIE_BLOCK_OUTS_B3_L_14": null, "PCIE_BLOCK_OUTS_B3_L_15": null, "PCIE_BLOCK_OUTS_B3_L_16": null, "PCIE_BLOCK_OUTS_B3_L_17": null, "PCIE_BLOCK_OUTS_B3_L_18": null, "PCIE_BLOCK_OUTS_B3_L_19": null, "PCIE_BLOCK_OUTS_B3_R_0": null, "PCIE_BLOCK_OUTS_B3_R_1": null, "PCIE_BLOCK_OUTS_B3_R_2": null, "PCIE_BLOCK_OUTS_B3_R_3": null, "PCIE_BLOCK_OUTS_B3_R_4": null, "PCIE_BLOCK_OUTS_B3_R_5": null, "PCIE_BLOCK_OUTS_B3_R_6": null, "PCIE_BLOCK_OUTS_B3_R_7": null, "PCIE_BLOCK_OUTS_B3_R_8": null, "PCIE_BLOCK_OUTS_B3_R_9": null, "PCIE_BLOCK_OUTS_B3_R_10": null, "PCIE_BLOCK_OUTS_B3_R_11": null, "PCIE_BLOCK_OUTS_B3_R_12": null, "PCIE_BLOCK_OUTS_B3_R_13": null, "PCIE_BLOCK_OUTS_B3_R_14": null, "PCIE_BLOCK_OUTS_B3_R_15": null, "PCIE_BLOCK_OUTS_B3_R_16": null, "PCIE_BLOCK_OUTS_B3_R_17": null, "PCIE_BLOCK_OUTS_B3_R_18": null, "PCIE_BLOCK_OUTS_B3_R_19": null, "PCIE_BYP0_L_0": null, "PCIE_BYP0_L_1": null, "PCIE_BYP0_L_2": null, "PCIE_BYP0_L_3": null, "PCIE_BYP0_L_4": null, "PCIE_BYP0_L_5": null, "PCIE_BYP0_L_6": null, "PCIE_BYP0_L_7": null, "PCIE_BYP0_L_8": null, "PCIE_BYP0_L_9": null, "PCIE_BYP0_L_10": null, "PCIE_BYP0_L_11": null, "PCIE_BYP0_L_12": null, "PCIE_BYP0_L_13": null, "PCIE_BYP0_L_14": null, "PCIE_BYP0_L_15": null, "PCIE_BYP0_L_16": null, "PCIE_BYP0_L_17": null, "PCIE_BYP0_L_18": null, "PCIE_BYP0_L_19": null, "PCIE_BYP0_R_0": null, "PCIE_BYP0_R_1": null, "PCIE_BYP0_R_2": null, "PCIE_BYP0_R_3": null, "PCIE_BYP0_R_4": null, "PCIE_BYP0_R_5": null, "PCIE_BYP0_R_6": null, "PCIE_BYP0_R_7": null, "PCIE_BYP0_R_8": null, "PCIE_BYP0_R_9": null, "PCIE_BYP0_R_10": null, "PCIE_BYP0_R_11": null, "PCIE_BYP0_R_12": null, "PCIE_BYP0_R_13": null, "PCIE_BYP0_R_14": null, "PCIE_BYP0_R_15": null, "PCIE_BYP0_R_16": null, "PCIE_BYP0_R_17": null, "PCIE_BYP0_R_18": null, "PCIE_BYP0_R_19": null, "PCIE_BYP1_L_0": null, "PCIE_BYP1_L_1": null, "PCIE_BYP1_L_2": null, "PCIE_BYP1_L_3": null, "PCIE_BYP1_L_4": null, "PCIE_BYP1_L_5": null, "PCIE_BYP1_L_6": null, "PCIE_BYP1_L_7": null, "PCIE_BYP1_L_8": null, "PCIE_BYP1_L_9": null, "PCIE_BYP1_L_10": null, "PCIE_BYP1_L_11": null, "PCIE_BYP1_L_12": null, "PCIE_BYP1_L_13": null, "PCIE_BYP1_L_14": null, "PCIE_BYP1_L_15": null, "PCIE_BYP1_L_16": null, "PCIE_BYP1_L_17": null, "PCIE_BYP1_L_18": null, "PCIE_BYP1_L_19": null, "PCIE_BYP1_R_0": null, "PCIE_BYP1_R_1": null, "PCIE_BYP1_R_2": null, "PCIE_BYP1_R_3": null, "PCIE_BYP1_R_4": null, "PCIE_BYP1_R_5": null, "PCIE_BYP1_R_6": null, "PCIE_BYP1_R_7": null, "PCIE_BYP1_R_8": null, "PCIE_BYP1_R_9": null, "PCIE_BYP1_R_10": null, "PCIE_BYP1_R_11": null, "PCIE_BYP1_R_12": null, "PCIE_BYP1_R_13": null, "PCIE_BYP1_R_14": null, "PCIE_BYP1_R_15": null, "PCIE_BYP1_R_16": null, "PCIE_BYP1_R_17": null, "PCIE_BYP1_R_18": null, "PCIE_BYP1_R_19": null, "PCIE_BYP2_L_0": null, "PCIE_BYP2_L_1": null, "PCIE_BYP2_L_2": null, "PCIE_BYP2_L_3": null, "PCIE_BYP2_L_4": null, "PCIE_BYP2_L_5": null, "PCIE_BYP2_L_6": null, "PCIE_BYP2_L_7": null, "PCIE_BYP2_L_8": null, "PCIE_BYP2_L_9": null, "PCIE_BYP2_L_10": null, "PCIE_BYP2_L_11": null, "PCIE_BYP2_L_12": null, "PCIE_BYP2_L_13": null, "PCIE_BYP2_L_14": null, "PCIE_BYP2_L_15": null, "PCIE_BYP2_L_16": null, "PCIE_BYP2_L_17": null, "PCIE_BYP2_L_18": null, "PCIE_BYP2_L_19": null, "PCIE_BYP2_R_0": null, "PCIE_BYP2_R_1": null, "PCIE_BYP2_R_2": null, "PCIE_BYP2_R_3": null, "PCIE_BYP2_R_4": null, "PCIE_BYP2_R_5": null, "PCIE_BYP2_R_6": null, "PCIE_BYP2_R_7": null, "PCIE_BYP2_R_8": null, "PCIE_BYP2_R_9": null, "PCIE_BYP2_R_10": null, "PCIE_BYP2_R_11": null, "PCIE_BYP2_R_12": null, "PCIE_BYP2_R_13": null, "PCIE_BYP2_R_14": null, "PCIE_BYP2_R_15": null, "PCIE_BYP2_R_16": null, "PCIE_BYP2_R_17": null, "PCIE_BYP2_R_18": null, "PCIE_BYP2_R_19": null, "PCIE_BYP3_L_0": null, "PCIE_BYP3_L_1": null, "PCIE_BYP3_L_2": null, "PCIE_BYP3_L_3": null, "PCIE_BYP3_L_4": null, "PCIE_BYP3_L_5": null, "PCIE_BYP3_L_6": null, "PCIE_BYP3_L_7": null, "PCIE_BYP3_L_8": null, "PCIE_BYP3_L_9": null, "PCIE_BYP3_L_10": null, "PCIE_BYP3_L_11": null, "PCIE_BYP3_L_12": null, "PCIE_BYP3_L_13": null, "PCIE_BYP3_L_14": null, "PCIE_BYP3_L_15": null, "PCIE_BYP3_L_16": null, "PCIE_BYP3_L_17": null, "PCIE_BYP3_L_18": null, "PCIE_BYP3_L_19": null, "PCIE_BYP3_R_0": null, "PCIE_BYP3_R_1": null, "PCIE_BYP3_R_2": null, "PCIE_BYP3_R_3": null, "PCIE_BYP3_R_4": null, "PCIE_BYP3_R_5": null, "PCIE_BYP3_R_6": null, "PCIE_BYP3_R_7": null, "PCIE_BYP3_R_8": null, "PCIE_BYP3_R_9": null, "PCIE_BYP3_R_10": null, "PCIE_BYP3_R_11": null, "PCIE_BYP3_R_12": null, "PCIE_BYP3_R_13": null, "PCIE_BYP3_R_14": null, "PCIE_BYP3_R_15": null, "PCIE_BYP3_R_16": null, "PCIE_BYP3_R_17": null, "PCIE_BYP3_R_18": null, "PCIE_BYP3_R_19": null, "PCIE_BYP4_L_0": null, "PCIE_BYP4_L_1": null, "PCIE_BYP4_L_2": null, "PCIE_BYP4_L_3": null, "PCIE_BYP4_L_4": null, "PCIE_BYP4_L_5": null, "PCIE_BYP4_L_6": null, "PCIE_BYP4_L_7": null, "PCIE_BYP4_L_8": null, "PCIE_BYP4_L_9": null, "PCIE_BYP4_L_10": null, "PCIE_BYP4_L_11": null, "PCIE_BYP4_L_12": null, "PCIE_BYP4_L_13": null, "PCIE_BYP4_L_14": null, "PCIE_BYP4_L_15": null, "PCIE_BYP4_L_16": null, "PCIE_BYP4_L_17": null, "PCIE_BYP4_L_18": null, "PCIE_BYP4_L_19": null, "PCIE_BYP4_R_0": null, "PCIE_BYP4_R_1": null, "PCIE_BYP4_R_2": null, "PCIE_BYP4_R_3": null, "PCIE_BYP4_R_4": null, "PCIE_BYP4_R_5": null, "PCIE_BYP4_R_6": null, "PCIE_BYP4_R_7": null, "PCIE_BYP4_R_8": null, "PCIE_BYP4_R_9": null, "PCIE_BYP4_R_10": null, "PCIE_BYP4_R_11": null, "PCIE_BYP4_R_12": null, "PCIE_BYP4_R_13": null, "PCIE_BYP4_R_14": null, "PCIE_BYP4_R_15": null, "PCIE_BYP4_R_16": null, "PCIE_BYP4_R_17": null, "PCIE_BYP4_R_18": null, "PCIE_BYP4_R_19": null, "PCIE_BYP5_L_0": null, "PCIE_BYP5_L_1": null, "PCIE_BYP5_L_2": null, "PCIE_BYP5_L_3": null, "PCIE_BYP5_L_4": null, "PCIE_BYP5_L_5": null, "PCIE_BYP5_L_6": null, "PCIE_BYP5_L_7": null, "PCIE_BYP5_L_8": null, "PCIE_BYP5_L_9": null, "PCIE_BYP5_L_10": null, "PCIE_BYP5_L_11": null, "PCIE_BYP5_L_12": null, "PCIE_BYP5_L_13": null, "PCIE_BYP5_L_14": null, "PCIE_BYP5_L_15": null, "PCIE_BYP5_L_16": null, "PCIE_BYP5_L_17": null, "PCIE_BYP5_L_18": null, "PCIE_BYP5_L_19": null, "PCIE_BYP5_R_0": null, "PCIE_BYP5_R_1": null, "PCIE_BYP5_R_2": null, "PCIE_BYP5_R_3": null, "PCIE_BYP5_R_4": null, "PCIE_BYP5_R_5": null, "PCIE_BYP5_R_6": null, "PCIE_BYP5_R_7": null, "PCIE_BYP5_R_8": null, "PCIE_BYP5_R_9": null, "PCIE_BYP5_R_10": null, "PCIE_BYP5_R_11": null, "PCIE_BYP5_R_12": null, "PCIE_BYP5_R_13": null, "PCIE_BYP5_R_14": null, "PCIE_BYP5_R_15": null, "PCIE_BYP5_R_16": null, "PCIE_BYP5_R_17": null, "PCIE_BYP5_R_18": null, "PCIE_BYP5_R_19": null, "PCIE_BYP6_L_0": null, "PCIE_BYP6_L_1": null, "PCIE_BYP6_L_2": null, "PCIE_BYP6_L_3": null, "PCIE_BYP6_L_4": null, "PCIE_BYP6_L_5": null, "PCIE_BYP6_L_6": null, "PCIE_BYP6_L_7": null, "PCIE_BYP6_L_8": null, "PCIE_BYP6_L_9": null, "PCIE_BYP6_L_10": null, "PCIE_BYP6_L_11": null, "PCIE_BYP6_L_12": null, "PCIE_BYP6_L_13": null, "PCIE_BYP6_L_14": null, "PCIE_BYP6_L_15": null, "PCIE_BYP6_L_16": null, "PCIE_BYP6_L_17": null, "PCIE_BYP6_L_18": null, "PCIE_BYP6_L_19": null, "PCIE_BYP6_R_0": null, "PCIE_BYP6_R_1": null, "PCIE_BYP6_R_2": null, "PCIE_BYP6_R_3": null, "PCIE_BYP6_R_4": null, "PCIE_BYP6_R_5": null, "PCIE_BYP6_R_6": null, "PCIE_BYP6_R_7": null, "PCIE_BYP6_R_8": null, "PCIE_BYP6_R_9": null, "PCIE_BYP6_R_10": null, "PCIE_BYP6_R_11": null, "PCIE_BYP6_R_12": null, "PCIE_BYP6_R_13": null, "PCIE_BYP6_R_14": null, "PCIE_BYP6_R_15": null, "PCIE_BYP6_R_16": null, "PCIE_BYP6_R_17": null, "PCIE_BYP6_R_18": null, "PCIE_BYP6_R_19": null, "PCIE_BYP7_L_0": null, "PCIE_BYP7_L_1": null, "PCIE_BYP7_L_2": null, "PCIE_BYP7_L_3": null, "PCIE_BYP7_L_4": null, "PCIE_BYP7_L_5": null, "PCIE_BYP7_L_6": null, "PCIE_BYP7_L_7": null, "PCIE_BYP7_L_8": null, "PCIE_BYP7_L_9": null, "PCIE_BYP7_L_10": null, "PCIE_BYP7_L_11": null, "PCIE_BYP7_L_12": null, "PCIE_BYP7_L_13": null, "PCIE_BYP7_L_14": null, "PCIE_BYP7_L_15": null, "PCIE_BYP7_L_16": null, "PCIE_BYP7_L_17": null, "PCIE_BYP7_L_18": null, "PCIE_BYP7_L_19": null, "PCIE_BYP7_R_0": null, "PCIE_BYP7_R_1": null, "PCIE_BYP7_R_2": null, "PCIE_BYP7_R_3": null, "PCIE_BYP7_R_4": null, "PCIE_BYP7_R_5": null, "PCIE_BYP7_R_6": null, "PCIE_BYP7_R_7": null, "PCIE_BYP7_R_8": null, "PCIE_BYP7_R_9": null, "PCIE_BYP7_R_10": null, "PCIE_BYP7_R_11": null, "PCIE_BYP7_R_12": null, "PCIE_BYP7_R_13": null, "PCIE_BYP7_R_14": null, "PCIE_BYP7_R_15": null, "PCIE_BYP7_R_16": null, "PCIE_BYP7_R_17": null, "PCIE_BYP7_R_18": null, "PCIE_BYP7_R_19": null, "PCIE_CFGAERECRCCHECKEN": null, "PCIE_CFGAERECRCGENEN": null, "PCIE_CFGAERINTERRUPTMSGNUM0": null, "PCIE_CFGAERINTERRUPTMSGNUM1": null, "PCIE_CFGAERINTERRUPTMSGNUM2": null, "PCIE_CFGAERINTERRUPTMSGNUM3": null, "PCIE_CFGAERINTERRUPTMSGNUM4": null, "PCIE_CFGAERROOTERRCORRERRRECEIVED": null, "PCIE_CFGAERROOTERRCORRERRREPORTINGEN": null, "PCIE_CFGAERROOTERRFATALERRRECEIVED": null, "PCIE_CFGAERROOTERRFATALERRREPORTINGEN": null, "PCIE_CFGAERROOTERRNONFATALERRRECEIVED": null, "PCIE_CFGAERROOTERRNONFATALERRREPORTINGEN": null, "PCIE_CFGBRIDGESERREN": null, "PCIE_CFGCOMMANDBUSMASTERENABLE": null, "PCIE_CFGCOMMANDINTERRUPTDISABLE": null, "PCIE_CFGCOMMANDIOENABLE": null, "PCIE_CFGCOMMANDMEMENABLE": null, "PCIE_CFGCOMMANDSERREN": null, "PCIE_CFGDEVCONTROL2ARIFORWARDEN": null, "PCIE_CFGDEVCONTROL2ATOMICEGRESSBLOCK": null, "PCIE_CFGDEVCONTROL2ATOMICREQUESTEREN": null, "PCIE_CFGDEVCONTROL2CPLTIMEOUTDIS": null, "PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL0": null, "PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL1": null, "PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL2": null, "PCIE_CFGDEVCONTROL2CPLTIMEOUTVAL3": null, "PCIE_CFGDEVCONTROL2IDOCPLEN": null, "PCIE_CFGDEVCONTROL2IDOREQEN": null, "PCIE_CFGDEVCONTROL2LTREN": null, "PCIE_CFGDEVCONTROL2TLPPREFIXBLOCK": null, "PCIE_CFGDEVCONTROLAUXPOWEREN": null, "PCIE_CFGDEVCONTROLCORRERRREPORTINGEN": null, "PCIE_CFGDEVCONTROLENABLERO": null, "PCIE_CFGDEVCONTROLEXTTAGEN": null, "PCIE_CFGDEVCONTROLFATALERRREPORTINGEN": null, "PCIE_CFGDEVCONTROLMAXPAYLOAD0": null, "PCIE_CFGDEVCONTROLMAXPAYLOAD1": null, "PCIE_CFGDEVCONTROLMAXPAYLOAD2": null, "PCIE_CFGDEVCONTROLMAXREADREQ0": null, "PCIE_CFGDEVCONTROLMAXREADREQ1": null, "PCIE_CFGDEVCONTROLMAXREADREQ2": null, "PCIE_CFGDEVCONTROLNONFATALREPORTINGEN": null, "PCIE_CFGDEVCONTROLNOSNOOPEN": null, "PCIE_CFGDEVCONTROLPHANTOMEN": null, "PCIE_CFGDEVCONTROLURERRREPORTINGEN": null, "PCIE_CFGDEVID0": null, "PCIE_CFGDEVID1": null, "PCIE_CFGDEVID2": null, "PCIE_CFGDEVID3": null, "PCIE_CFGDEVID4": null, "PCIE_CFGDEVID5": null, "PCIE_CFGDEVID6": null, "PCIE_CFGDEVID7": null, "PCIE_CFGDEVID8": null, "PCIE_CFGDEVID9": null, "PCIE_CFGDEVID10": null, "PCIE_CFGDEVID11": null, "PCIE_CFGDEVID12": null, "PCIE_CFGDEVID13": null, "PCIE_CFGDEVID14": null, "PCIE_CFGDEVID15": null, "PCIE_CFGDEVSTATUSCORRERRDETECTED": null, "PCIE_CFGDEVSTATUSFATALERRDETECTED": null, "PCIE_CFGDEVSTATUSNONFATALERRDETECTED": null, "PCIE_CFGDEVSTATUSURDETECTED": null, "PCIE_CFGDSBUSNUMBER0": null, "PCIE_CFGDSBUSNUMBER1": null, "PCIE_CFGDSBUSNUMBER2": null, "PCIE_CFGDSBUSNUMBER3": null, "PCIE_CFGDSBUSNUMBER4": null, "PCIE_CFGDSBUSNUMBER5": null, "PCIE_CFGDSBUSNUMBER6": null, "PCIE_CFGDSBUSNUMBER7": null, "PCIE_CFGDSDEVICENUMBER0": null, "PCIE_CFGDSDEVICENUMBER1": null, "PCIE_CFGDSDEVICENUMBER2": null, "PCIE_CFGDSDEVICENUMBER3": null, "PCIE_CFGDSDEVICENUMBER4": null, "PCIE_CFGDSFUNCTIONNUMBER0": null, "PCIE_CFGDSFUNCTIONNUMBER1": null, "PCIE_CFGDSFUNCTIONNUMBER2": null, "PCIE_CFGDSN0": null, "PCIE_CFGDSN1": null, "PCIE_CFGDSN2": null, "PCIE_CFGDSN3": null, "PCIE_CFGDSN4": null, "PCIE_CFGDSN5": null, "PCIE_CFGDSN6": null, "PCIE_CFGDSN7": null, "PCIE_CFGDSN8": null, "PCIE_CFGDSN9": null, "PCIE_CFGDSN10": null, "PCIE_CFGDSN11": null, "PCIE_CFGDSN12": null, "PCIE_CFGDSN13": null, "PCIE_CFGDSN14": null, "PCIE_CFGDSN15": null, "PCIE_CFGDSN16": null, "PCIE_CFGDSN17": null, "PCIE_CFGDSN18": null, "PCIE_CFGDSN19": null, "PCIE_CFGDSN20": null, "PCIE_CFGDSN21": null, "PCIE_CFGDSN22": null, "PCIE_CFGDSN23": null, "PCIE_CFGDSN24": null, "PCIE_CFGDSN25": null, "PCIE_CFGDSN26": null, "PCIE_CFGDSN27": null, "PCIE_CFGDSN28": null, "PCIE_CFGDSN29": null, "PCIE_CFGDSN30": null, "PCIE_CFGDSN31": null, "PCIE_CFGDSN32": null, "PCIE_CFGDSN33": null, "PCIE_CFGDSN34": null, "PCIE_CFGDSN35": null, "PCIE_CFGDSN36": null, "PCIE_CFGDSN37": null, "PCIE_CFGDSN38": null, "PCIE_CFGDSN39": null, "PCIE_CFGDSN40": null, "PCIE_CFGDSN41": null, "PCIE_CFGDSN42": null, "PCIE_CFGDSN43": null, "PCIE_CFGDSN44": null, "PCIE_CFGDSN45": null, "PCIE_CFGDSN46": null, "PCIE_CFGDSN47": null, "PCIE_CFGDSN48": null, "PCIE_CFGDSN49": null, "PCIE_CFGDSN50": null, "PCIE_CFGDSN51": null, "PCIE_CFGDSN52": null, "PCIE_CFGDSN53": null, "PCIE_CFGDSN54": null, "PCIE_CFGDSN55": null, "PCIE_CFGDSN56": null, "PCIE_CFGDSN57": null, "PCIE_CFGDSN58": null, "PCIE_CFGDSN59": null, "PCIE_CFGDSN60": null, "PCIE_CFGDSN61": null, "PCIE_CFGDSN62": null, "PCIE_CFGDSN63": null, "PCIE_CFGERRACSN": null, "PCIE_CFGERRAERHEADERLOG0": null, "PCIE_CFGERRAERHEADERLOG1": null, "PCIE_CFGERRAERHEADERLOG2": null, "PCIE_CFGERRAERHEADERLOG3": null, "PCIE_CFGERRAERHEADERLOG4": null, "PCIE_CFGERRAERHEADERLOG5": null, "PCIE_CFGERRAERHEADERLOG6": null, "PCIE_CFGERRAERHEADERLOG7": null, "PCIE_CFGERRAERHEADERLOG8": null, "PCIE_CFGERRAERHEADERLOG9": null, "PCIE_CFGERRAERHEADERLOG10": null, "PCIE_CFGERRAERHEADERLOG11": null, "PCIE_CFGERRAERHEADERLOG12": null, "PCIE_CFGERRAERHEADERLOG13": null, "PCIE_CFGERRAERHEADERLOG14": null, "PCIE_CFGERRAERHEADERLOG15": null, "PCIE_CFGERRAERHEADERLOG16": null, "PCIE_CFGERRAERHEADERLOG17": null, "PCIE_CFGERRAERHEADERLOG18": null, "PCIE_CFGERRAERHEADERLOG19": null, "PCIE_CFGERRAERHEADERLOG20": null, "PCIE_CFGERRAERHEADERLOG21": null, "PCIE_CFGERRAERHEADERLOG22": null, "PCIE_CFGERRAERHEADERLOG23": null, "PCIE_CFGERRAERHEADERLOG24": null, "PCIE_CFGERRAERHEADERLOG25": null, "PCIE_CFGERRAERHEADERLOG26": null, "PCIE_CFGERRAERHEADERLOG27": null, "PCIE_CFGERRAERHEADERLOG28": null, "PCIE_CFGERRAERHEADERLOG29": null, "PCIE_CFGERRAERHEADERLOG30": null, "PCIE_CFGERRAERHEADERLOG31": null, "PCIE_CFGERRAERHEADERLOG32": null, "PCIE_CFGERRAERHEADERLOG33": null, "PCIE_CFGERRAERHEADERLOG34": null, "PCIE_CFGERRAERHEADERLOG35": null, "PCIE_CFGERRAERHEADERLOG36": null, "PCIE_CFGERRAERHEADERLOG37": null, "PCIE_CFGERRAERHEADERLOG38": null, "PCIE_CFGERRAERHEADERLOG39": null, "PCIE_CFGERRAERHEADERLOG40": null, "PCIE_CFGERRAERHEADERLOG41": null, "PCIE_CFGERRAERHEADERLOG42": null, "PCIE_CFGERRAERHEADERLOG43": null, "PCIE_CFGERRAERHEADERLOG44": null, "PCIE_CFGERRAERHEADERLOG45": null, "PCIE_CFGERRAERHEADERLOG46": null, "PCIE_CFGERRAERHEADERLOG47": null, "PCIE_CFGERRAERHEADERLOG48": null, "PCIE_CFGERRAERHEADERLOG49": null, "PCIE_CFGERRAERHEADERLOG50": null, "PCIE_CFGERRAERHEADERLOG51": null, "PCIE_CFGERRAERHEADERLOG52": null, "PCIE_CFGERRAERHEADERLOG53": null, "PCIE_CFGERRAERHEADERLOG54": null, "PCIE_CFGERRAERHEADERLOG55": null, "PCIE_CFGERRAERHEADERLOG56": null, "PCIE_CFGERRAERHEADERLOG57": null, "PCIE_CFGERRAERHEADERLOG58": null, "PCIE_CFGERRAERHEADERLOG59": null, "PCIE_CFGERRAERHEADERLOG60": null, "PCIE_CFGERRAERHEADERLOG61": null, "PCIE_CFGERRAERHEADERLOG62": null, "PCIE_CFGERRAERHEADERLOG63": null, "PCIE_CFGERRAERHEADERLOG64": null, "PCIE_CFGERRAERHEADERLOG65": null, "PCIE_CFGERRAERHEADERLOG66": null, "PCIE_CFGERRAERHEADERLOG67": null, "PCIE_CFGERRAERHEADERLOG68": null, "PCIE_CFGERRAERHEADERLOG69": null, "PCIE_CFGERRAERHEADERLOG70": null, "PCIE_CFGERRAERHEADERLOG71": null, "PCIE_CFGERRAERHEADERLOG72": null, "PCIE_CFGERRAERHEADERLOG73": null, "PCIE_CFGERRAERHEADERLOG74": null, "PCIE_CFGERRAERHEADERLOG75": null, "PCIE_CFGERRAERHEADERLOG76": null, "PCIE_CFGERRAERHEADERLOG77": null, "PCIE_CFGERRAERHEADERLOG78": null, "PCIE_CFGERRAERHEADERLOG79": null, "PCIE_CFGERRAERHEADERLOG80": null, "PCIE_CFGERRAERHEADERLOG81": null, "PCIE_CFGERRAERHEADERLOG82": null, "PCIE_CFGERRAERHEADERLOG83": null, "PCIE_CFGERRAERHEADERLOG84": null, "PCIE_CFGERRAERHEADERLOG85": null, "PCIE_CFGERRAERHEADERLOG86": null, "PCIE_CFGERRAERHEADERLOG87": null, "PCIE_CFGERRAERHEADERLOG88": null, "PCIE_CFGERRAERHEADERLOG89": null, "PCIE_CFGERRAERHEADERLOG90": null, "PCIE_CFGERRAERHEADERLOG91": null, "PCIE_CFGERRAERHEADERLOG92": null, "PCIE_CFGERRAERHEADERLOG93": null, "PCIE_CFGERRAERHEADERLOG94": null, "PCIE_CFGERRAERHEADERLOG95": null, "PCIE_CFGERRAERHEADERLOG96": null, "PCIE_CFGERRAERHEADERLOG97": null, "PCIE_CFGERRAERHEADERLOG98": null, "PCIE_CFGERRAERHEADERLOG99": null, "PCIE_CFGERRAERHEADERLOG100": null, "PCIE_CFGERRAERHEADERLOG101": null, "PCIE_CFGERRAERHEADERLOG102": null, "PCIE_CFGERRAERHEADERLOG103": null, "PCIE_CFGERRAERHEADERLOG104": null, "PCIE_CFGERRAERHEADERLOG105": null, "PCIE_CFGERRAERHEADERLOG106": null, "PCIE_CFGERRAERHEADERLOG107": null, "PCIE_CFGERRAERHEADERLOG108": null, "PCIE_CFGERRAERHEADERLOG109": null, "PCIE_CFGERRAERHEADERLOG110": null, "PCIE_CFGERRAERHEADERLOG111": null, "PCIE_CFGERRAERHEADERLOG112": null, "PCIE_CFGERRAERHEADERLOG113": null, "PCIE_CFGERRAERHEADERLOG114": null, "PCIE_CFGERRAERHEADERLOG115": null, "PCIE_CFGERRAERHEADERLOG116": null, "PCIE_CFGERRAERHEADERLOG117": null, "PCIE_CFGERRAERHEADERLOG118": null, "PCIE_CFGERRAERHEADERLOG119": null, "PCIE_CFGERRAERHEADERLOG120": null, "PCIE_CFGERRAERHEADERLOG121": null, "PCIE_CFGERRAERHEADERLOG122": null, "PCIE_CFGERRAERHEADERLOG123": null, "PCIE_CFGERRAERHEADERLOG124": null, "PCIE_CFGERRAERHEADERLOG125": null, "PCIE_CFGERRAERHEADERLOG126": null, "PCIE_CFGERRAERHEADERLOG127": null, "PCIE_CFGERRAERHEADERLOGSETN": null, "PCIE_CFGERRATOMICEGRESSBLOCKEDN": null, "PCIE_CFGERRCORN": null, "PCIE_CFGERRCPLABORTN": null, "PCIE_CFGERRCPLRDYN": null, "PCIE_CFGERRCPLTIMEOUTN": null, "PCIE_CFGERRCPLUNEXPECTN": null, "PCIE_CFGERRECRCN": null, "PCIE_CFGERRINTERNALCORN": null, "PCIE_CFGERRINTERNALUNCORN": null, "PCIE_CFGERRLOCKEDN": null, "PCIE_CFGERRMALFORMEDN": null, "PCIE_CFGERRMCBLOCKEDN": null, "PCIE_CFGERRNORECOVERYN": null, "PCIE_CFGERRPOISONEDN": null, "PCIE_CFGERRPOSTEDN": null, "PCIE_CFGERRTLPCPLHEADER0": null, "PCIE_CFGERRTLPCPLHEADER1": null, "PCIE_CFGERRTLPCPLHEADER2": null, "PCIE_CFGERRTLPCPLHEADER3": null, "PCIE_CFGERRTLPCPLHEADER4": null, "PCIE_CFGERRTLPCPLHEADER5": null, "PCIE_CFGERRTLPCPLHEADER6": null, "PCIE_CFGERRTLPCPLHEADER7": null, "PCIE_CFGERRTLPCPLHEADER8": null, "PCIE_CFGERRTLPCPLHEADER9": null, "PCIE_CFGERRTLPCPLHEADER10": null, "PCIE_CFGERRTLPCPLHEADER11": null, "PCIE_CFGERRTLPCPLHEADER12": null, "PCIE_CFGERRTLPCPLHEADER13": null, "PCIE_CFGERRTLPCPLHEADER14": null, "PCIE_CFGERRTLPCPLHEADER15": null, "PCIE_CFGERRTLPCPLHEADER16": null, "PCIE_CFGERRTLPCPLHEADER17": null, "PCIE_CFGERRTLPCPLHEADER18": null, "PCIE_CFGERRTLPCPLHEADER19": null, "PCIE_CFGERRTLPCPLHEADER20": null, "PCIE_CFGERRTLPCPLHEADER21": null, "PCIE_CFGERRTLPCPLHEADER22": null, "PCIE_CFGERRTLPCPLHEADER23": null, "PCIE_CFGERRTLPCPLHEADER24": null, "PCIE_CFGERRTLPCPLHEADER25": null, "PCIE_CFGERRTLPCPLHEADER26": null, "PCIE_CFGERRTLPCPLHEADER27": null, "PCIE_CFGERRTLPCPLHEADER28": null, "PCIE_CFGERRTLPCPLHEADER29": null, "PCIE_CFGERRTLPCPLHEADER30": null, "PCIE_CFGERRTLPCPLHEADER31": null, "PCIE_CFGERRTLPCPLHEADER32": null, "PCIE_CFGERRTLPCPLHEADER33": null, "PCIE_CFGERRTLPCPLHEADER34": null, "PCIE_CFGERRTLPCPLHEADER35": null, "PCIE_CFGERRTLPCPLHEADER36": null, "PCIE_CFGERRTLPCPLHEADER37": null, "PCIE_CFGERRTLPCPLHEADER38": null, "PCIE_CFGERRTLPCPLHEADER39": null, "PCIE_CFGERRTLPCPLHEADER40": null, "PCIE_CFGERRTLPCPLHEADER41": null, "PCIE_CFGERRTLPCPLHEADER42": null, "PCIE_CFGERRTLPCPLHEADER43": null, "PCIE_CFGERRTLPCPLHEADER44": null, "PCIE_CFGERRTLPCPLHEADER45": null, "PCIE_CFGERRTLPCPLHEADER46": null, "PCIE_CFGERRTLPCPLHEADER47": null, "PCIE_CFGERRURN": null, "PCIE_CFGFORCECOMMONCLOCKOFF": null, "PCIE_CFGFORCEEXTENDEDSYNCON": null, "PCIE_CFGFORCEMPS0": null, "PCIE_CFGFORCEMPS1": null, "PCIE_CFGFORCEMPS2": null, "PCIE_CFGINTERRUPTASSERTN": null, "PCIE_CFGINTERRUPTDI0": null, "PCIE_CFGINTERRUPTDI1": null, "PCIE_CFGINTERRUPTDI2": null, "PCIE_CFGINTERRUPTDI3": null, "PCIE_CFGINTERRUPTDI4": null, "PCIE_CFGINTERRUPTDI5": null, "PCIE_CFGINTERRUPTDI6": null, "PCIE_CFGINTERRUPTDI7": null, "PCIE_CFGINTERRUPTDO0": null, "PCIE_CFGINTERRUPTDO1": null, "PCIE_CFGINTERRUPTDO2": null, "PCIE_CFGINTERRUPTDO3": null, "PCIE_CFGINTERRUPTDO4": null, "PCIE_CFGINTERRUPTDO5": null, "PCIE_CFGINTERRUPTDO6": null, "PCIE_CFGINTERRUPTDO7": null, "PCIE_CFGINTERRUPTMMENABLE0": null, "PCIE_CFGINTERRUPTMMENABLE1": null, "PCIE_CFGINTERRUPTMMENABLE2": null, "PCIE_CFGINTERRUPTMSIENABLE": null, "PCIE_CFGINTERRUPTMSIXENABLE": null, "PCIE_CFGINTERRUPTMSIXFM": null, "PCIE_CFGINTERRUPTN": null, "PCIE_CFGINTERRUPTRDYN": null, "PCIE_CFGINTERRUPTSTATN": null, "PCIE_CFGLINKCONTROLASPMCONTROL0": null, "PCIE_CFGLINKCONTROLASPMCONTROL1": null, "PCIE_CFGLINKCONTROLAUTOBANDWIDTHINTEN": null, "PCIE_CFGLINKCONTROLBANDWIDTHINTEN": null, "PCIE_CFGLINKCONTROLCLOCKPMEN": null, "PCIE_CFGLINKCONTROLCOMMONCLOCK": null, "PCIE_CFGLINKCONTROLEXTENDEDSYNC": null, "PCIE_CFGLINKCONTROLHWAUTOWIDTHDIS": null, "PCIE_CFGLINKCONTROLLINKDISABLE": null, "PCIE_CFGLINKCONTROLRCB": null, "PCIE_CFGLINKCONTROLRETRAINLINK": null, "PCIE_CFGLINKSTATUSAUTOBANDWIDTHSTATUS": null, "PCIE_CFGLINKSTATUSBANDWIDTHSTATUS": null, "PCIE_CFGLINKSTATUSCURRENTSPEED0": null, "PCIE_CFGLINKSTATUSCURRENTSPEED1": null, "PCIE_CFGLINKSTATUSDLLACTIVE": null, "PCIE_CFGLINKSTATUSLINKTRAINING": null, "PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH0": null, "PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH1": null, "PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH2": null, "PCIE_CFGLINKSTATUSNEGOTIATEDWIDTH3": null, "PCIE_CFGMGMTBYTEENN0": null, "PCIE_CFGMGMTBYTEENN1": null, "PCIE_CFGMGMTBYTEENN2": null, "PCIE_CFGMGMTBYTEENN3": null, "PCIE_CFGMGMTDI0": null, "PCIE_CFGMGMTDI1": null, "PCIE_CFGMGMTDI2": null, "PCIE_CFGMGMTDI3": null, "PCIE_CFGMGMTDI4": null, "PCIE_CFGMGMTDI5": null, "PCIE_CFGMGMTDI6": null, "PCIE_CFGMGMTDI7": null, "PCIE_CFGMGMTDI8": null, "PCIE_CFGMGMTDI9": null, "PCIE_CFGMGMTDI10": null, "PCIE_CFGMGMTDI11": null, "PCIE_CFGMGMTDI12": null, "PCIE_CFGMGMTDI13": null, "PCIE_CFGMGMTDI14": null, "PCIE_CFGMGMTDI15": null, "PCIE_CFGMGMTDI16": null, "PCIE_CFGMGMTDI17": null, "PCIE_CFGMGMTDI18": null, "PCIE_CFGMGMTDI19": null, "PCIE_CFGMGMTDI20": null, "PCIE_CFGMGMTDI21": null, "PCIE_CFGMGMTDI22": null, "PCIE_CFGMGMTDI23": null, "PCIE_CFGMGMTDI24": null, "PCIE_CFGMGMTDI25": null, "PCIE_CFGMGMTDI26": null, "PCIE_CFGMGMTDI27": null, "PCIE_CFGMGMTDI28": null, "PCIE_CFGMGMTDI29": null, "PCIE_CFGMGMTDI30": null, "PCIE_CFGMGMTDI31": null, "PCIE_CFGMGMTDO0": null, "PCIE_CFGMGMTDO1": null, "PCIE_CFGMGMTDO2": null, "PCIE_CFGMGMTDO3": null, "PCIE_CFGMGMTDO4": null, "PCIE_CFGMGMTDO5": null, "PCIE_CFGMGMTDO6": null, "PCIE_CFGMGMTDO7": null, "PCIE_CFGMGMTDO8": null, "PCIE_CFGMGMTDO9": null, "PCIE_CFGMGMTDO10": null, "PCIE_CFGMGMTDO11": null, "PCIE_CFGMGMTDO12": null, "PCIE_CFGMGMTDO13": null, "PCIE_CFGMGMTDO14": null, "PCIE_CFGMGMTDO15": null, "PCIE_CFGMGMTDO16": null, "PCIE_CFGMGMTDO17": null, "PCIE_CFGMGMTDO18": null, "PCIE_CFGMGMTDO19": null, "PCIE_CFGMGMTDO20": null, "PCIE_CFGMGMTDO21": null, "PCIE_CFGMGMTDO22": null, "PCIE_CFGMGMTDO23": null, "PCIE_CFGMGMTDO24": null, "PCIE_CFGMGMTDO25": null, "PCIE_CFGMGMTDO26": null, "PCIE_CFGMGMTDO27": null, "PCIE_CFGMGMTDO28": null, "PCIE_CFGMGMTDO29": null, "PCIE_CFGMGMTDO30": null, "PCIE_CFGMGMTDO31": null, "PCIE_CFGMGMTDWADDR0": null, "PCIE_CFGMGMTDWADDR1": null, "PCIE_CFGMGMTDWADDR2": null, "PCIE_CFGMGMTDWADDR3": null, "PCIE_CFGMGMTDWADDR4": null, "PCIE_CFGMGMTDWADDR5": null, "PCIE_CFGMGMTDWADDR6": null, "PCIE_CFGMGMTDWADDR7": null, "PCIE_CFGMGMTDWADDR8": null, "PCIE_CFGMGMTDWADDR9": null, "PCIE_CFGMGMTRDENN": null, "PCIE_CFGMGMTRDWRDONEN": null, "PCIE_CFGMGMTWRENN": null, "PCIE_CFGMGMTWRREADONLYN": null, "PCIE_CFGMGMTWRRW1CASRWN": null, "PCIE_CFGMSGDATA0": null, "PCIE_CFGMSGDATA1": null, "PCIE_CFGMSGDATA2": null, "PCIE_CFGMSGDATA3": null, "PCIE_CFGMSGDATA4": null, "PCIE_CFGMSGDATA5": null, "PCIE_CFGMSGDATA6": null, "PCIE_CFGMSGDATA7": null, "PCIE_CFGMSGDATA8": null, "PCIE_CFGMSGDATA9": null, "PCIE_CFGMSGDATA10": null, "PCIE_CFGMSGDATA11": null, "PCIE_CFGMSGDATA12": null, "PCIE_CFGMSGDATA13": null, "PCIE_CFGMSGDATA14": null, "PCIE_CFGMSGDATA15": null, "PCIE_CFGMSGRECEIVED": null, "PCIE_CFGMSGRECEIVEDASSERTINTA": null, "PCIE_CFGMSGRECEIVEDASSERTINTB": null, "PCIE_CFGMSGRECEIVEDASSERTINTC": null, "PCIE_CFGMSGRECEIVEDASSERTINTD": null, "PCIE_CFGMSGRECEIVEDDEASSERTINTA": null, "PCIE_CFGMSGRECEIVEDDEASSERTINTB": null, "PCIE_CFGMSGRECEIVEDDEASSERTINTC": null, "PCIE_CFGMSGRECEIVEDDEASSERTINTD": null, "PCIE_CFGMSGRECEIVEDERRCOR": null, "PCIE_CFGMSGRECEIVEDERRFATAL": null, "PCIE_CFGMSGRECEIVEDERRNONFATAL": null, "PCIE_CFGMSGRECEIVEDPMASNAK": null, "PCIE_CFGMSGRECEIVEDPMETO": null, "PCIE_CFGMSGRECEIVEDPMETOACK": null, "PCIE_CFGMSGRECEIVEDPMPME": null, "PCIE_CFGMSGRECEIVEDSETSLOTPOWERLIMIT": null, "PCIE_CFGMSGRECEIVEDUNLOCK": null, "PCIE_CFGPCIECAPINTERRUPTMSGNUM0": null, "PCIE_CFGPCIECAPINTERRUPTMSGNUM1": null, "PCIE_CFGPCIECAPINTERRUPTMSGNUM2": null, "PCIE_CFGPCIECAPINTERRUPTMSGNUM3": null, "PCIE_CFGPCIECAPINTERRUPTMSGNUM4": null, "PCIE_CFGPCIELINKSTATE0": null, "PCIE_CFGPCIELINKSTATE1": null, "PCIE_CFGPCIELINKSTATE2": null, "PCIE_CFGPMCSRPMEEN": null, "PCIE_CFGPMCSRPMESTATUS": null, "PCIE_CFGPMCSRPOWERSTATE0": null, "PCIE_CFGPMCSRPOWERSTATE1": null, "PCIE_CFGPMFORCESTATE0": null, "PCIE_CFGPMFORCESTATE1": null, "PCIE_CFGPMFORCESTATEENN": null, "PCIE_CFGPMHALTASPML0SN": null, "PCIE_CFGPMHALTASPML1N": null, "PCIE_CFGPMRCVASREQL1N": null, "PCIE_CFGPMRCVENTERL1N": null, "PCIE_CFGPMRCVENTERL23N": null, "PCIE_CFGPMRCVREQACKN": null, "PCIE_CFGPMSENDPMETON": null, "PCIE_CFGPMTURNOFFOKN": null, "PCIE_CFGPMWAKEN": null, "PCIE_CFGPORTNUMBER0": null, "PCIE_CFGPORTNUMBER1": null, "PCIE_CFGPORTNUMBER2": null, "PCIE_CFGPORTNUMBER3": null, "PCIE_CFGPORTNUMBER4": null, "PCIE_CFGPORTNUMBER5": null, "PCIE_CFGPORTNUMBER6": null, "PCIE_CFGPORTNUMBER7": null, "PCIE_CFGREVID0": null, "PCIE_CFGREVID1": null, "PCIE_CFGREVID2": null, "PCIE_CFGREVID3": null, "PCIE_CFGREVID4": null, "PCIE_CFGREVID5": null, "PCIE_CFGREVID6": null, "PCIE_CFGREVID7": null, "PCIE_CFGROOTCONTROLPMEINTEN": null, "PCIE_CFGROOTCONTROLSYSERRCORRERREN": null, "PCIE_CFGROOTCONTROLSYSERRFATALERREN": null, "PCIE_CFGROOTCONTROLSYSERRNONFATALERREN": null, "PCIE_CFGSLOTCONTROLELECTROMECHILCTLPULSE": null, "PCIE_CFGSUBSYSID0": null, "PCIE_CFGSUBSYSID1": null, "PCIE_CFGSUBSYSID2": null, "PCIE_CFGSUBSYSID3": null, "PCIE_CFGSUBSYSID4": null, "PCIE_CFGSUBSYSID5": null, "PCIE_CFGSUBSYSID6": null, "PCIE_CFGSUBSYSID7": null, "PCIE_CFGSUBSYSID8": null, "PCIE_CFGSUBSYSID9": null, "PCIE_CFGSUBSYSID10": null, "PCIE_CFGSUBSYSID11": null, "PCIE_CFGSUBSYSID12": null, "PCIE_CFGSUBSYSID13": null, "PCIE_CFGSUBSYSID14": null, "PCIE_CFGSUBSYSID15": null, "PCIE_CFGSUBSYSVENDID0": null, "PCIE_CFGSUBSYSVENDID1": null, "PCIE_CFGSUBSYSVENDID2": null, "PCIE_CFGSUBSYSVENDID3": null, "PCIE_CFGSUBSYSVENDID4": null, "PCIE_CFGSUBSYSVENDID5": null, "PCIE_CFGSUBSYSVENDID6": null, "PCIE_CFGSUBSYSVENDID7": null, "PCIE_CFGSUBSYSVENDID8": null, "PCIE_CFGSUBSYSVENDID9": null, "PCIE_CFGSUBSYSVENDID10": null, "PCIE_CFGSUBSYSVENDID11": null, "PCIE_CFGSUBSYSVENDID12": null, "PCIE_CFGSUBSYSVENDID13": null, "PCIE_CFGSUBSYSVENDID14": null, "PCIE_CFGSUBSYSVENDID15": null, "PCIE_CFGTRANSACTION": null, "PCIE_CFGTRANSACTIONADDR0": null, "PCIE_CFGTRANSACTIONADDR1": null, "PCIE_CFGTRANSACTIONADDR2": null, "PCIE_CFGTRANSACTIONADDR3": null, "PCIE_CFGTRANSACTIONADDR4": null, "PCIE_CFGTRANSACTIONADDR5": null, "PCIE_CFGTRANSACTIONADDR6": null, "PCIE_CFGTRANSACTIONTYPE": null, "PCIE_CFGTRNPENDINGN": null, "PCIE_CFGVCTCVCMAP0": null, "PCIE_CFGVCTCVCMAP1": null, "PCIE_CFGVCTCVCMAP2": null, "PCIE_CFGVCTCVCMAP3": null, "PCIE_CFGVCTCVCMAP4": null, "PCIE_CFGVCTCVCMAP5": null, "PCIE_CFGVCTCVCMAP6": null, "PCIE_CFGVENDID0": null, "PCIE_CFGVENDID1": null, "PCIE_CFGVENDID2": null, "PCIE_CFGVENDID3": null, "PCIE_CFGVENDID4": null, "PCIE_CFGVENDID5": null, "PCIE_CFGVENDID6": null, "PCIE_CFGVENDID7": null, "PCIE_CFGVENDID8": null, "PCIE_CFGVENDID9": null, "PCIE_CFGVENDID10": null, "PCIE_CFGVENDID11": null, "PCIE_CFGVENDID12": null, "PCIE_CFGVENDID13": null, "PCIE_CFGVENDID14": null, "PCIE_CFGVENDID15": null, "PCIE_CLK0_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK0_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_CLK1_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_CMRSTN": null, "PCIE_CMSTICKYRSTN": null, "PCIE_CTRL0_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL0_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_CTRL1_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_DBGMODE0": null, "PCIE_DBGMODE1": null, "PCIE_DBGSCLRA": null, "PCIE_DBGSCLRB": null, "PCIE_DBGSCLRC": null, "PCIE_DBGSCLRD": null, "PCIE_DBGSCLRE": null, "PCIE_DBGSCLRF": null, "PCIE_DBGSCLRG": null, "PCIE_DBGSCLRH": null, "PCIE_DBGSCLRI": null, "PCIE_DBGSCLRJ": null, "PCIE_DBGSCLRK": null, "PCIE_DBGSUBMODE": null, "PCIE_DBGVECA0": null, "PCIE_DBGVECA1": null, "PCIE_DBGVECA2": null, "PCIE_DBGVECA3": null, "PCIE_DBGVECA4": null, "PCIE_DBGVECA5": null, "PCIE_DBGVECA6": null, "PCIE_DBGVECA7": null, "PCIE_DBGVECA8": null, "PCIE_DBGVECA9": null, "PCIE_DBGVECA10": null, "PCIE_DBGVECA11": null, "PCIE_DBGVECA12": null, "PCIE_DBGVECA13": null, "PCIE_DBGVECA14": null, "PCIE_DBGVECA15": null, "PCIE_DBGVECA16": null, "PCIE_DBGVECA17": null, "PCIE_DBGVECA18": null, "PCIE_DBGVECA19": null, "PCIE_DBGVECA20": null, "PCIE_DBGVECA21": null, "PCIE_DBGVECA22": null, "PCIE_DBGVECA23": null, "PCIE_DBGVECA24": null, "PCIE_DBGVECA25": null, "PCIE_DBGVECA26": null, "PCIE_DBGVECA27": null, "PCIE_DBGVECA28": null, "PCIE_DBGVECA29": null, "PCIE_DBGVECA30": null, "PCIE_DBGVECA31": null, "PCIE_DBGVECA32": null, "PCIE_DBGVECA33": null, "PCIE_DBGVECA34": null, "PCIE_DBGVECA35": null, "PCIE_DBGVECA36": null, "PCIE_DBGVECA37": null, "PCIE_DBGVECA38": null, "PCIE_DBGVECA39": null, "PCIE_DBGVECA40": null, "PCIE_DBGVECA41": null, "PCIE_DBGVECA42": null, "PCIE_DBGVECA43": null, "PCIE_DBGVECA44": null, "PCIE_DBGVECA45": null, "PCIE_DBGVECA46": null, "PCIE_DBGVECA47": null, "PCIE_DBGVECA48": null, "PCIE_DBGVECA49": null, "PCIE_DBGVECA50": null, "PCIE_DBGVECA51": null, "PCIE_DBGVECA52": null, "PCIE_DBGVECA53": null, "PCIE_DBGVECA54": null, "PCIE_DBGVECA55": null, "PCIE_DBGVECA56": null, "PCIE_DBGVECA57": null, "PCIE_DBGVECA58": null, "PCIE_DBGVECA59": null, "PCIE_DBGVECA60": null, "PCIE_DBGVECA61": null, "PCIE_DBGVECA62": null, "PCIE_DBGVECA63": null, "PCIE_DBGVECB0": null, "PCIE_DBGVECB1": null, "PCIE_DBGVECB2": null, "PCIE_DBGVECB3": null, "PCIE_DBGVECB4": null, "PCIE_DBGVECB5": null, "PCIE_DBGVECB6": null, "PCIE_DBGVECB7": null, "PCIE_DBGVECB8": null, "PCIE_DBGVECB9": null, "PCIE_DBGVECB10": null, "PCIE_DBGVECB11": null, "PCIE_DBGVECB12": null, "PCIE_DBGVECB13": null, "PCIE_DBGVECB14": null, "PCIE_DBGVECB15": null, "PCIE_DBGVECB16": null, "PCIE_DBGVECB17": null, "PCIE_DBGVECB18": null, "PCIE_DBGVECB19": null, "PCIE_DBGVECB20": null, "PCIE_DBGVECB21": null, "PCIE_DBGVECB22": null, "PCIE_DBGVECB23": null, "PCIE_DBGVECB24": null, "PCIE_DBGVECB25": null, "PCIE_DBGVECB26": null, "PCIE_DBGVECB27": null, "PCIE_DBGVECB28": null, "PCIE_DBGVECB29": null, "PCIE_DBGVECB30": null, "PCIE_DBGVECB31": null, "PCIE_DBGVECB32": null, "PCIE_DBGVECB33": null, "PCIE_DBGVECB34": null, "PCIE_DBGVECB35": null, "PCIE_DBGVECB36": null, "PCIE_DBGVECB37": null, "PCIE_DBGVECB38": null, "PCIE_DBGVECB39": null, "PCIE_DBGVECB40": null, "PCIE_DBGVECB41": null, "PCIE_DBGVECB42": null, "PCIE_DBGVECB43": null, "PCIE_DBGVECB44": null, "PCIE_DBGVECB45": null, "PCIE_DBGVECB46": null, "PCIE_DBGVECB47": null, "PCIE_DBGVECB48": null, "PCIE_DBGVECB49": null, "PCIE_DBGVECB50": null, "PCIE_DBGVECB51": null, "PCIE_DBGVECB52": null, "PCIE_DBGVECB53": null, "PCIE_DBGVECB54": null, "PCIE_DBGVECB55": null, "PCIE_DBGVECB56": null, "PCIE_DBGVECB57": null, "PCIE_DBGVECB58": null, "PCIE_DBGVECB59": null, "PCIE_DBGVECB60": null, "PCIE_DBGVECB61": null, "PCIE_DBGVECB62": null, "PCIE_DBGVECB63": null, "PCIE_DBGVECC0": null, "PCIE_DBGVECC1": null, "PCIE_DBGVECC2": null, "PCIE_DBGVECC3": null, "PCIE_DBGVECC4": null, "PCIE_DBGVECC5": null, "PCIE_DBGVECC6": null, "PCIE_DBGVECC7": null, "PCIE_DBGVECC8": null, "PCIE_DBGVECC9": null, "PCIE_DBGVECC10": null, "PCIE_DBGVECC11": null, "PCIE_DLRSTN": null, "PCIE_DRPADDR0": null, "PCIE_DRPADDR1": null, "PCIE_DRPADDR2": null, "PCIE_DRPADDR3": null, "PCIE_DRPADDR4": null, "PCIE_DRPADDR5": null, "PCIE_DRPADDR6": null, "PCIE_DRPADDR7": null, "PCIE_DRPADDR8": null, "PCIE_DRPCLK": null, "PCIE_DRPDI0": null, "PCIE_DRPDI1": null, "PCIE_DRPDI2": null, "PCIE_DRPDI3": null, "PCIE_DRPDI4": null, "PCIE_DRPDI5": null, "PCIE_DRPDI6": null, "PCIE_DRPDI7": null, "PCIE_DRPDI8": null, "PCIE_DRPDI9": null, "PCIE_DRPDI10": null, "PCIE_DRPDI11": null, "PCIE_DRPDI12": null, "PCIE_DRPDI13": null, "PCIE_DRPDI14": null, "PCIE_DRPDI15": null, "PCIE_DRPDO0": null, "PCIE_DRPDO1": null, "PCIE_DRPDO2": null, "PCIE_DRPDO3": null, "PCIE_DRPDO4": null, "PCIE_DRPDO5": null, "PCIE_DRPDO6": null, "PCIE_DRPDO7": null, "PCIE_DRPDO8": null, "PCIE_DRPDO9": null, "PCIE_DRPDO10": null, "PCIE_DRPDO11": null, "PCIE_DRPDO12": null, "PCIE_DRPDO13": null, "PCIE_DRPDO14": null, "PCIE_DRPDO15": null, "PCIE_DRPEN": null, "PCIE_DRPRDY": null, "PCIE_DRPWE": null, "PCIE_EDTBYPASS": null, "PCIE_EDTCHANNELSIN1": null, "PCIE_EDTCHANNELSIN2": null, "PCIE_EDTCHANNELSIN3": null, "PCIE_EDTCHANNELSIN4": null, "PCIE_EDTCHANNELSIN5": null, "PCIE_EDTCHANNELSIN6": null, "PCIE_EDTCHANNELSIN7": null, "PCIE_EDTCHANNELSIN8": null, "PCIE_EDTCHANNELSOUT1": null, "PCIE_EDTCHANNELSOUT2": null, "PCIE_EDTCHANNELSOUT3": null, "PCIE_EDTCHANNELSOUT4": null, "PCIE_EDTCHANNELSOUT5": null, "PCIE_EDTCHANNELSOUT6": null, "PCIE_EDTCHANNELSOUT7": null, "PCIE_EDTCHANNELSOUT8": null, "PCIE_EDTCLK": null, "PCIE_EDTCONFIGURATION": null, "PCIE_EDTSINGLEBYPASSCHAIN": null, "PCIE_EDTUPDATE": null, "PCIE_EE2A0_0": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_1": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_2": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_3": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_4": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_5": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_6": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_7": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_8": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_9": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_10": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_11": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_12": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_13": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_14": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_15": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_16": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_17": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_18": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A0_19": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_0": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_1": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_2": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_3": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_4": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_5": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_6": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_7": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_8": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_9": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_10": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_11": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_12": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_13": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_14": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_15": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_16": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_17": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_18": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A1_19": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_0": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_1": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_2": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_3": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_4": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_5": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_6": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_7": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_8": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_9": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_10": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_11": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_12": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_13": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_14": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_15": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_16": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_17": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_18": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A2_19": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_0": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_1": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_2": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_3": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_4": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_5": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_6": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_7": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_8": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_9": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_10": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_11": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_12": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_13": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_14": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_15": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_16": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_17": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_18": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2A3_19": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_0": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_1": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_2": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_3": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_4": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_5": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_6": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_7": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_8": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_9": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_10": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_11": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_12": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_13": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_14": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_15": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_16": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_17": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_18": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG0_19": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_0": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_1": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_2": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_3": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_4": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_5": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_6": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_7": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_8": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_9": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_10": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_11": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_12": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_13": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_14": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_15": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_16": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_17": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_18": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG1_19": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_0": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_1": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_2": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_3": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_4": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_5": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_6": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_7": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_8": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_9": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_10": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_11": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_12": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_13": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_14": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_15": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_16": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_17": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_18": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG2_19": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_0": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_1": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_2": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_3": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_4": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_5": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_6": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_7": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_8": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_9": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_10": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_11": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_12": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_13": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_14": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_15": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_16": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_17": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_18": { "cap": "64.166", "res": "487.600" }, "PCIE_EE2BEG3_19": { "cap": "64.166", "res": "487.600" }, "PCIE_EE4A0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4A3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4B3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4BEG3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_EE4C3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_EL1BEG0_0": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_1": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_2": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_3": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_4": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_5": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_6": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_7": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_8": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_9": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_10": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_11": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_12": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_13": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_14": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_15": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_16": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_17": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_18": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG0_19": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_0": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_1": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_2": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_3": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_4": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_5": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_6": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_7": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_8": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_9": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_10": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_11": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_12": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_13": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_14": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_15": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_16": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_17": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_18": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG1_19": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_0": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_1": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_2": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_3": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_4": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_5": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_6": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_7": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_8": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_9": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_10": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_11": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_12": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_13": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_14": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_15": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_16": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_17": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_18": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG2_19": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_0": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_1": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_2": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_3": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_4": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_5": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_6": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_7": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_8": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_9": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_10": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_11": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_12": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_13": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_14": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_15": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_16": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_17": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_18": { "cap": "73.164", "res": "487.600" }, "PCIE_EL1BEG3_19": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_0": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_1": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_2": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_3": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_4": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_5": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_6": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_7": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_8": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_9": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_10": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_11": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_12": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_13": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_14": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_15": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_16": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_17": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_18": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG0_19": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_0": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_1": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_2": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_3": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_4": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_5": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_6": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_7": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_8": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_9": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_10": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_11": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_12": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_13": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_14": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_15": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_16": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_17": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_18": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG1_19": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_0": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_1": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_2": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_3": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_4": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_5": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_6": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_7": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_8": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_9": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_10": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_11": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_12": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_13": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_14": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_15": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_16": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_17": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_18": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG2_19": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_0": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_1": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_2": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_3": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_4": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_5": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_6": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_7": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_8": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_9": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_10": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_11": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_12": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_13": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_14": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_15": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_16": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_17": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_18": { "cap": "73.164", "res": "487.600" }, "PCIE_ER1BEG3_19": { "cap": "73.164", "res": "487.600" }, "PCIE_FAN0_L_0": null, "PCIE_FAN0_L_1": null, "PCIE_FAN0_L_2": null, "PCIE_FAN0_L_3": null, "PCIE_FAN0_L_4": null, "PCIE_FAN0_L_5": null, "PCIE_FAN0_L_6": null, "PCIE_FAN0_L_7": null, "PCIE_FAN0_L_8": null, "PCIE_FAN0_L_9": null, "PCIE_FAN0_L_10": null, "PCIE_FAN0_L_11": null, "PCIE_FAN0_L_12": null, "PCIE_FAN0_L_13": null, "PCIE_FAN0_L_14": null, "PCIE_FAN0_L_15": null, "PCIE_FAN0_L_16": null, "PCIE_FAN0_L_17": null, "PCIE_FAN0_L_18": null, "PCIE_FAN0_L_19": null, "PCIE_FAN0_R_0": null, "PCIE_FAN0_R_1": null, "PCIE_FAN0_R_2": null, "PCIE_FAN0_R_3": null, "PCIE_FAN0_R_4": null, "PCIE_FAN0_R_5": null, "PCIE_FAN0_R_6": null, "PCIE_FAN0_R_7": null, "PCIE_FAN0_R_8": null, "PCIE_FAN0_R_9": null, "PCIE_FAN0_R_10": null, "PCIE_FAN0_R_11": null, "PCIE_FAN0_R_12": null, "PCIE_FAN0_R_13": null, "PCIE_FAN0_R_14": null, "PCIE_FAN0_R_15": null, "PCIE_FAN0_R_16": null, "PCIE_FAN0_R_17": null, "PCIE_FAN0_R_18": null, "PCIE_FAN0_R_19": null, "PCIE_FAN1_L_0": null, "PCIE_FAN1_L_1": null, "PCIE_FAN1_L_2": null, "PCIE_FAN1_L_3": null, "PCIE_FAN1_L_4": null, "PCIE_FAN1_L_5": null, "PCIE_FAN1_L_6": null, "PCIE_FAN1_L_7": null, "PCIE_FAN1_L_8": null, "PCIE_FAN1_L_9": null, "PCIE_FAN1_L_10": null, "PCIE_FAN1_L_11": null, "PCIE_FAN1_L_12": null, "PCIE_FAN1_L_13": null, "PCIE_FAN1_L_14": null, "PCIE_FAN1_L_15": null, "PCIE_FAN1_L_16": null, "PCIE_FAN1_L_17": null, "PCIE_FAN1_L_18": null, "PCIE_FAN1_L_19": null, "PCIE_FAN1_R_0": null, "PCIE_FAN1_R_1": null, "PCIE_FAN1_R_2": null, "PCIE_FAN1_R_3": null, "PCIE_FAN1_R_4": null, "PCIE_FAN1_R_5": null, "PCIE_FAN1_R_6": null, "PCIE_FAN1_R_7": null, "PCIE_FAN1_R_8": null, "PCIE_FAN1_R_9": null, "PCIE_FAN1_R_10": null, "PCIE_FAN1_R_11": null, "PCIE_FAN1_R_12": null, "PCIE_FAN1_R_13": null, "PCIE_FAN1_R_14": null, "PCIE_FAN1_R_15": null, "PCIE_FAN1_R_16": null, "PCIE_FAN1_R_17": null, "PCIE_FAN1_R_18": null, "PCIE_FAN1_R_19": null, "PCIE_FAN2_L_0": null, "PCIE_FAN2_L_1": null, "PCIE_FAN2_L_2": null, "PCIE_FAN2_L_3": null, "PCIE_FAN2_L_4": null, "PCIE_FAN2_L_5": null, "PCIE_FAN2_L_6": null, "PCIE_FAN2_L_7": null, "PCIE_FAN2_L_8": null, "PCIE_FAN2_L_9": null, "PCIE_FAN2_L_10": null, "PCIE_FAN2_L_11": null, "PCIE_FAN2_L_12": null, "PCIE_FAN2_L_13": null, "PCIE_FAN2_L_14": null, "PCIE_FAN2_L_15": null, "PCIE_FAN2_L_16": null, "PCIE_FAN2_L_17": null, "PCIE_FAN2_L_18": null, "PCIE_FAN2_L_19": null, "PCIE_FAN2_R_0": null, "PCIE_FAN2_R_1": null, "PCIE_FAN2_R_2": null, "PCIE_FAN2_R_3": null, "PCIE_FAN2_R_4": null, "PCIE_FAN2_R_5": null, "PCIE_FAN2_R_6": null, "PCIE_FAN2_R_7": null, "PCIE_FAN2_R_8": null, "PCIE_FAN2_R_9": null, "PCIE_FAN2_R_10": null, "PCIE_FAN2_R_11": null, "PCIE_FAN2_R_12": null, "PCIE_FAN2_R_13": null, "PCIE_FAN2_R_14": null, "PCIE_FAN2_R_15": null, "PCIE_FAN2_R_16": null, "PCIE_FAN2_R_17": null, "PCIE_FAN2_R_18": null, "PCIE_FAN2_R_19": null, "PCIE_FAN3_L_0": null, "PCIE_FAN3_L_1": null, "PCIE_FAN3_L_2": null, "PCIE_FAN3_L_3": null, "PCIE_FAN3_L_4": null, "PCIE_FAN3_L_5": null, "PCIE_FAN3_L_6": null, "PCIE_FAN3_L_7": null, "PCIE_FAN3_L_8": null, "PCIE_FAN3_L_9": null, "PCIE_FAN3_L_10": null, "PCIE_FAN3_L_11": null, "PCIE_FAN3_L_12": null, "PCIE_FAN3_L_13": null, "PCIE_FAN3_L_14": null, "PCIE_FAN3_L_15": null, "PCIE_FAN3_L_16": null, "PCIE_FAN3_L_17": null, "PCIE_FAN3_L_18": null, "PCIE_FAN3_L_19": null, "PCIE_FAN3_R_0": null, "PCIE_FAN3_R_1": null, "PCIE_FAN3_R_2": null, "PCIE_FAN3_R_3": null, "PCIE_FAN3_R_4": null, "PCIE_FAN3_R_5": null, "PCIE_FAN3_R_6": null, "PCIE_FAN3_R_7": null, "PCIE_FAN3_R_8": null, "PCIE_FAN3_R_9": null, "PCIE_FAN3_R_10": null, "PCIE_FAN3_R_11": null, "PCIE_FAN3_R_12": null, "PCIE_FAN3_R_13": null, "PCIE_FAN3_R_14": null, "PCIE_FAN3_R_15": null, "PCIE_FAN3_R_16": null, "PCIE_FAN3_R_17": null, "PCIE_FAN3_R_18": null, "PCIE_FAN3_R_19": null, "PCIE_FAN4_L_0": null, "PCIE_FAN4_L_1": null, "PCIE_FAN4_L_2": null, "PCIE_FAN4_L_3": null, "PCIE_FAN4_L_4": null, "PCIE_FAN4_L_5": null, "PCIE_FAN4_L_6": null, "PCIE_FAN4_L_7": null, "PCIE_FAN4_L_8": null, "PCIE_FAN4_L_9": null, "PCIE_FAN4_L_10": null, "PCIE_FAN4_L_11": null, "PCIE_FAN4_L_12": null, "PCIE_FAN4_L_13": null, "PCIE_FAN4_L_14": null, "PCIE_FAN4_L_15": null, "PCIE_FAN4_L_16": null, "PCIE_FAN4_L_17": null, "PCIE_FAN4_L_18": null, "PCIE_FAN4_L_19": null, "PCIE_FAN4_R_0": null, "PCIE_FAN4_R_1": null, "PCIE_FAN4_R_2": null, "PCIE_FAN4_R_3": null, "PCIE_FAN4_R_4": null, "PCIE_FAN4_R_5": null, "PCIE_FAN4_R_6": null, "PCIE_FAN4_R_7": null, "PCIE_FAN4_R_8": null, "PCIE_FAN4_R_9": null, "PCIE_FAN4_R_10": null, "PCIE_FAN4_R_11": null, "PCIE_FAN4_R_12": null, "PCIE_FAN4_R_13": null, "PCIE_FAN4_R_14": null, "PCIE_FAN4_R_15": null, "PCIE_FAN4_R_16": null, "PCIE_FAN4_R_17": null, "PCIE_FAN4_R_18": null, "PCIE_FAN4_R_19": null, "PCIE_FAN5_L_0": null, "PCIE_FAN5_L_1": null, "PCIE_FAN5_L_2": null, "PCIE_FAN5_L_3": null, "PCIE_FAN5_L_4": null, "PCIE_FAN5_L_5": null, "PCIE_FAN5_L_6": null, "PCIE_FAN5_L_7": null, "PCIE_FAN5_L_8": null, "PCIE_FAN5_L_9": null, "PCIE_FAN5_L_10": null, "PCIE_FAN5_L_11": null, "PCIE_FAN5_L_12": null, "PCIE_FAN5_L_13": null, "PCIE_FAN5_L_14": null, "PCIE_FAN5_L_15": null, "PCIE_FAN5_L_16": null, "PCIE_FAN5_L_17": null, "PCIE_FAN5_L_18": null, "PCIE_FAN5_L_19": null, "PCIE_FAN5_R_0": null, "PCIE_FAN5_R_1": null, "PCIE_FAN5_R_2": null, "PCIE_FAN5_R_3": null, "PCIE_FAN5_R_4": null, "PCIE_FAN5_R_5": null, "PCIE_FAN5_R_6": null, "PCIE_FAN5_R_7": null, "PCIE_FAN5_R_8": null, "PCIE_FAN5_R_9": null, "PCIE_FAN5_R_10": null, "PCIE_FAN5_R_11": null, "PCIE_FAN5_R_12": null, "PCIE_FAN5_R_13": null, "PCIE_FAN5_R_14": null, "PCIE_FAN5_R_15": null, "PCIE_FAN5_R_16": null, "PCIE_FAN5_R_17": null, "PCIE_FAN5_R_18": null, "PCIE_FAN5_R_19": null, "PCIE_FAN6_L_0": null, "PCIE_FAN6_L_1": null, "PCIE_FAN6_L_2": null, "PCIE_FAN6_L_3": null, "PCIE_FAN6_L_4": null, "PCIE_FAN6_L_5": null, "PCIE_FAN6_L_6": null, "PCIE_FAN6_L_7": null, "PCIE_FAN6_L_8": null, "PCIE_FAN6_L_9": null, "PCIE_FAN6_L_10": null, "PCIE_FAN6_L_11": null, "PCIE_FAN6_L_12": null, "PCIE_FAN6_L_13": null, "PCIE_FAN6_L_14": null, "PCIE_FAN6_L_15": null, "PCIE_FAN6_L_16": null, "PCIE_FAN6_L_17": null, "PCIE_FAN6_L_18": null, "PCIE_FAN6_L_19": null, "PCIE_FAN6_R_0": null, "PCIE_FAN6_R_1": null, "PCIE_FAN6_R_2": null, "PCIE_FAN6_R_3": null, "PCIE_FAN6_R_4": null, "PCIE_FAN6_R_5": null, "PCIE_FAN6_R_6": null, "PCIE_FAN6_R_7": null, "PCIE_FAN6_R_8": null, "PCIE_FAN6_R_9": null, "PCIE_FAN6_R_10": null, "PCIE_FAN6_R_11": null, "PCIE_FAN6_R_12": null, "PCIE_FAN6_R_13": null, "PCIE_FAN6_R_14": null, "PCIE_FAN6_R_15": null, "PCIE_FAN6_R_16": null, "PCIE_FAN6_R_17": null, "PCIE_FAN6_R_18": null, "PCIE_FAN6_R_19": null, "PCIE_FAN7_L_0": null, "PCIE_FAN7_L_1": null, "PCIE_FAN7_L_2": null, "PCIE_FAN7_L_3": null, "PCIE_FAN7_L_4": null, "PCIE_FAN7_L_5": null, "PCIE_FAN7_L_6": null, "PCIE_FAN7_L_7": null, "PCIE_FAN7_L_8": null, "PCIE_FAN7_L_9": null, "PCIE_FAN7_L_10": null, "PCIE_FAN7_L_11": null, "PCIE_FAN7_L_12": null, "PCIE_FAN7_L_13": null, "PCIE_FAN7_L_14": null, "PCIE_FAN7_L_15": null, "PCIE_FAN7_L_16": null, "PCIE_FAN7_L_17": null, "PCIE_FAN7_L_18": null, "PCIE_FAN7_L_19": null, "PCIE_FAN7_R_0": null, "PCIE_FAN7_R_1": null, "PCIE_FAN7_R_2": null, "PCIE_FAN7_R_3": null, "PCIE_FAN7_R_4": null, "PCIE_FAN7_R_5": null, "PCIE_FAN7_R_6": null, "PCIE_FAN7_R_7": null, "PCIE_FAN7_R_8": null, "PCIE_FAN7_R_9": null, "PCIE_FAN7_R_10": null, "PCIE_FAN7_R_11": null, "PCIE_FAN7_R_12": null, "PCIE_FAN7_R_13": null, "PCIE_FAN7_R_14": null, "PCIE_FAN7_R_15": null, "PCIE_FAN7_R_16": null, "PCIE_FAN7_R_17": null, "PCIE_FAN7_R_18": null, "PCIE_FAN7_R_19": null, "PCIE_FUNCLVLRSTN": null, "PCIE_IMUX0_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX0_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX1_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX2_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX3_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX4_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX5_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX6_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX7_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX8_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX9_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX10_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX11_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX12_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX13_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX14_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX15_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX16_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX17_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX18_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX19_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX20_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX21_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX22_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX23_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX24_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX25_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX26_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX27_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX28_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX29_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX30_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX31_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX32_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX33_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX34_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX35_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX36_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX37_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX38_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX39_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX40_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX41_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX42_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX43_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX44_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX45_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX46_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_L_19": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_0": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_1": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_2": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_3": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_4": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_5": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_6": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_7": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_8": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_9": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_10": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_11": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_12": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_13": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_14": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_15": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_16": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_17": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_18": { "cap": "2.000", "res": "0.000" }, "PCIE_IMUX47_R_19": { "cap": "2.000", "res": "0.000" }, "PCIE_LH1_0": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_1": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_2": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_3": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_4": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_5": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_6": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_7": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_8": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_9": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_10": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_11": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_12": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_13": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_14": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_15": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_16": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_17": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_18": { "cap": "92.540", "res": "23.320" }, "PCIE_LH1_19": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_0": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_1": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_2": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_3": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_4": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_5": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_6": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_7": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_8": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_9": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_10": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_11": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_12": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_13": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_14": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_15": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_16": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_17": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_18": { "cap": "92.540", "res": "23.320" }, "PCIE_LH2_19": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_0": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_1": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_2": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_3": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_4": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_5": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_6": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_7": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_8": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_9": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_10": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_11": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_12": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_13": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_14": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_15": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_16": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_17": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_18": { "cap": "92.540", "res": "23.320" }, "PCIE_LH3_19": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_0": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_1": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_2": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_3": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_4": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_5": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_6": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_7": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_8": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_9": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_10": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_11": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_12": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_13": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_14": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_15": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_16": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_17": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_18": { "cap": "92.540", "res": "23.320" }, "PCIE_LH4_19": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_0": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_1": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_2": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_3": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_4": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_5": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_6": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_7": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_8": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_9": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_10": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_11": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_12": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_13": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_14": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_15": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_16": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_17": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_18": { "cap": "92.540", "res": "23.320" }, "PCIE_LH5_19": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_0": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_1": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_2": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_3": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_4": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_5": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_6": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_7": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_8": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_9": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_10": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_11": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_12": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_13": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_14": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_15": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_16": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_17": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_18": { "cap": "92.540", "res": "23.320" }, "PCIE_LH6_19": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_0": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_1": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_2": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_3": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_4": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_5": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_6": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_7": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_8": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_9": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_10": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_11": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_12": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_13": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_14": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_15": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_16": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_17": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_18": { "cap": "92.540", "res": "23.320" }, "PCIE_LH7_19": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_0": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_1": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_2": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_3": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_4": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_5": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_6": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_7": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_8": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_9": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_10": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_11": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_12": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_13": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_14": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_15": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_16": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_17": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_18": { "cap": "92.540", "res": "23.320" }, "PCIE_LH8_19": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_0": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_1": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_2": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_3": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_4": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_5": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_6": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_7": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_8": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_9": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_10": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_11": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_12": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_13": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_14": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_15": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_16": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_17": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_18": { "cap": "92.540", "res": "23.320" }, "PCIE_LH9_19": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_0": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_1": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_2": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_3": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_4": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_5": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_6": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_7": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_8": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_9": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_10": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_11": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_12": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_13": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_14": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_15": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_16": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_17": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_18": { "cap": "92.540", "res": "23.320" }, "PCIE_LH10_19": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_0": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_1": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_2": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_3": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_4": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_5": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_6": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_7": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_8": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_9": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_10": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_11": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_12": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_13": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_14": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_15": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_16": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_17": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_18": { "cap": "92.540", "res": "23.320" }, "PCIE_LH11_19": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_0": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_1": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_2": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_3": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_4": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_5": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_6": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_7": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_8": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_9": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_10": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_11": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_12": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_13": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_14": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_15": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_16": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_17": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_18": { "cap": "92.540", "res": "23.320" }, "PCIE_LH12_19": { "cap": "92.540", "res": "23.320" }, "PCIE_LL2BADDLLPERR": null, "PCIE_LL2BADTLPERR": null, "PCIE_LL2LINKSTATUS0": null, "PCIE_LL2LINKSTATUS1": null, "PCIE_LL2LINKSTATUS2": null, "PCIE_LL2LINKSTATUS3": null, "PCIE_LL2LINKSTATUS4": null, "PCIE_LL2PROTOCOLERR": null, "PCIE_LL2RECEIVERERR": null, "PCIE_LL2REPLAYROERR": null, "PCIE_LL2REPLAYTOERR": null, "PCIE_LL2SENDASREQL1": null, "PCIE_LL2SENDENTERL1": null, "PCIE_LL2SENDENTERL23": null, "PCIE_LL2SENDPMACK": null, "PCIE_LL2SUSPENDNOW": null, "PCIE_LL2SUSPENDOK": null, "PCIE_LL2TFCINIT1SEQ": null, "PCIE_LL2TFCINIT2SEQ": null, "PCIE_LL2TLPRCV": null, "PCIE_LL2TXIDLE": null, "PCIE_LNKCLKEN": null, "PCIE_LOGIC_OUTS_B0_L_0": null, "PCIE_LOGIC_OUTS_B0_L_1": null, "PCIE_LOGIC_OUTS_B0_L_2": null, "PCIE_LOGIC_OUTS_B0_L_3": null, "PCIE_LOGIC_OUTS_B0_L_4": null, "PCIE_LOGIC_OUTS_B0_L_5": null, "PCIE_LOGIC_OUTS_B0_L_6": null, "PCIE_LOGIC_OUTS_B0_L_7": null, "PCIE_LOGIC_OUTS_B0_L_8": null, "PCIE_LOGIC_OUTS_B0_L_9": null, "PCIE_LOGIC_OUTS_B0_L_10": null, "PCIE_LOGIC_OUTS_B0_L_11": null, "PCIE_LOGIC_OUTS_B0_L_12": null, "PCIE_LOGIC_OUTS_B0_L_13": null, "PCIE_LOGIC_OUTS_B0_L_14": null, "PCIE_LOGIC_OUTS_B0_L_15": null, "PCIE_LOGIC_OUTS_B0_L_16": null, "PCIE_LOGIC_OUTS_B0_L_17": null, "PCIE_LOGIC_OUTS_B0_L_18": null, "PCIE_LOGIC_OUTS_B0_L_19": null, "PCIE_LOGIC_OUTS_B0_R_0": null, "PCIE_LOGIC_OUTS_B0_R_1": null, "PCIE_LOGIC_OUTS_B0_R_2": null, "PCIE_LOGIC_OUTS_B0_R_3": null, "PCIE_LOGIC_OUTS_B0_R_4": null, "PCIE_LOGIC_OUTS_B0_R_5": null, "PCIE_LOGIC_OUTS_B0_R_6": null, "PCIE_LOGIC_OUTS_B0_R_7": null, "PCIE_LOGIC_OUTS_B0_R_8": null, "PCIE_LOGIC_OUTS_B0_R_9": null, "PCIE_LOGIC_OUTS_B0_R_10": null, "PCIE_LOGIC_OUTS_B0_R_11": null, "PCIE_LOGIC_OUTS_B0_R_12": null, "PCIE_LOGIC_OUTS_B0_R_13": null, "PCIE_LOGIC_OUTS_B0_R_14": null, "PCIE_LOGIC_OUTS_B0_R_15": null, "PCIE_LOGIC_OUTS_B0_R_16": null, "PCIE_LOGIC_OUTS_B0_R_17": null, "PCIE_LOGIC_OUTS_B0_R_18": null, "PCIE_LOGIC_OUTS_B0_R_19": null, "PCIE_LOGIC_OUTS_B1_L_0": null, "PCIE_LOGIC_OUTS_B1_L_1": null, "PCIE_LOGIC_OUTS_B1_L_2": null, "PCIE_LOGIC_OUTS_B1_L_3": null, "PCIE_LOGIC_OUTS_B1_L_4": null, "PCIE_LOGIC_OUTS_B1_L_5": null, "PCIE_LOGIC_OUTS_B1_L_6": null, "PCIE_LOGIC_OUTS_B1_L_7": null, "PCIE_LOGIC_OUTS_B1_L_8": null, "PCIE_LOGIC_OUTS_B1_L_9": null, "PCIE_LOGIC_OUTS_B1_L_10": null, "PCIE_LOGIC_OUTS_B1_L_11": null, "PCIE_LOGIC_OUTS_B1_L_12": null, "PCIE_LOGIC_OUTS_B1_L_13": null, "PCIE_LOGIC_OUTS_B1_L_14": null, "PCIE_LOGIC_OUTS_B1_L_15": null, "PCIE_LOGIC_OUTS_B1_L_16": null, "PCIE_LOGIC_OUTS_B1_L_17": null, "PCIE_LOGIC_OUTS_B1_L_18": null, "PCIE_LOGIC_OUTS_B1_L_19": null, "PCIE_LOGIC_OUTS_B1_R_0": null, "PCIE_LOGIC_OUTS_B1_R_1": null, "PCIE_LOGIC_OUTS_B1_R_2": null, "PCIE_LOGIC_OUTS_B1_R_3": null, "PCIE_LOGIC_OUTS_B1_R_4": null, "PCIE_LOGIC_OUTS_B1_R_5": null, "PCIE_LOGIC_OUTS_B1_R_6": null, "PCIE_LOGIC_OUTS_B1_R_7": null, "PCIE_LOGIC_OUTS_B1_R_8": null, "PCIE_LOGIC_OUTS_B1_R_9": null, "PCIE_LOGIC_OUTS_B1_R_10": null, "PCIE_LOGIC_OUTS_B1_R_11": null, "PCIE_LOGIC_OUTS_B1_R_12": null, "PCIE_LOGIC_OUTS_B1_R_13": null, "PCIE_LOGIC_OUTS_B1_R_14": null, "PCIE_LOGIC_OUTS_B1_R_15": null, "PCIE_LOGIC_OUTS_B1_R_16": null, "PCIE_LOGIC_OUTS_B1_R_17": null, "PCIE_LOGIC_OUTS_B1_R_18": null, "PCIE_LOGIC_OUTS_B1_R_19": null, "PCIE_LOGIC_OUTS_B2_L_0": null, "PCIE_LOGIC_OUTS_B2_L_1": null, "PCIE_LOGIC_OUTS_B2_L_2": null, "PCIE_LOGIC_OUTS_B2_L_3": null, "PCIE_LOGIC_OUTS_B2_L_4": null, "PCIE_LOGIC_OUTS_B2_L_5": null, "PCIE_LOGIC_OUTS_B2_L_6": null, "PCIE_LOGIC_OUTS_B2_L_7": null, "PCIE_LOGIC_OUTS_B2_L_8": null, "PCIE_LOGIC_OUTS_B2_L_9": null, "PCIE_LOGIC_OUTS_B2_L_10": null, "PCIE_LOGIC_OUTS_B2_L_11": null, "PCIE_LOGIC_OUTS_B2_L_12": null, "PCIE_LOGIC_OUTS_B2_L_13": null, "PCIE_LOGIC_OUTS_B2_L_14": null, "PCIE_LOGIC_OUTS_B2_L_15": null, "PCIE_LOGIC_OUTS_B2_L_16": null, "PCIE_LOGIC_OUTS_B2_L_17": null, "PCIE_LOGIC_OUTS_B2_L_18": null, "PCIE_LOGIC_OUTS_B2_L_19": null, "PCIE_LOGIC_OUTS_B2_R_0": null, "PCIE_LOGIC_OUTS_B2_R_1": null, "PCIE_LOGIC_OUTS_B2_R_2": null, "PCIE_LOGIC_OUTS_B2_R_3": null, "PCIE_LOGIC_OUTS_B2_R_4": null, "PCIE_LOGIC_OUTS_B2_R_5": null, "PCIE_LOGIC_OUTS_B2_R_6": null, "PCIE_LOGIC_OUTS_B2_R_7": null, "PCIE_LOGIC_OUTS_B2_R_8": null, "PCIE_LOGIC_OUTS_B2_R_9": null, "PCIE_LOGIC_OUTS_B2_R_10": null, "PCIE_LOGIC_OUTS_B2_R_11": null, "PCIE_LOGIC_OUTS_B2_R_12": null, "PCIE_LOGIC_OUTS_B2_R_13": null, "PCIE_LOGIC_OUTS_B2_R_14": null, "PCIE_LOGIC_OUTS_B2_R_15": null, "PCIE_LOGIC_OUTS_B2_R_16": null, "PCIE_LOGIC_OUTS_B2_R_17": null, "PCIE_LOGIC_OUTS_B2_R_18": null, "PCIE_LOGIC_OUTS_B2_R_19": null, "PCIE_LOGIC_OUTS_B3_L_0": null, "PCIE_LOGIC_OUTS_B3_L_1": null, "PCIE_LOGIC_OUTS_B3_L_2": null, "PCIE_LOGIC_OUTS_B3_L_3": null, "PCIE_LOGIC_OUTS_B3_L_4": null, "PCIE_LOGIC_OUTS_B3_L_5": null, "PCIE_LOGIC_OUTS_B3_L_6": null, "PCIE_LOGIC_OUTS_B3_L_7": null, "PCIE_LOGIC_OUTS_B3_L_8": null, "PCIE_LOGIC_OUTS_B3_L_9": null, "PCIE_LOGIC_OUTS_B3_L_10": null, "PCIE_LOGIC_OUTS_B3_L_11": null, "PCIE_LOGIC_OUTS_B3_L_12": null, "PCIE_LOGIC_OUTS_B3_L_13": null, "PCIE_LOGIC_OUTS_B3_L_14": null, "PCIE_LOGIC_OUTS_B3_L_15": null, "PCIE_LOGIC_OUTS_B3_L_16": null, "PCIE_LOGIC_OUTS_B3_L_17": null, "PCIE_LOGIC_OUTS_B3_L_18": null, "PCIE_LOGIC_OUTS_B3_L_19": null, "PCIE_LOGIC_OUTS_B3_R_0": null, "PCIE_LOGIC_OUTS_B3_R_1": null, "PCIE_LOGIC_OUTS_B3_R_2": null, "PCIE_LOGIC_OUTS_B3_R_3": null, "PCIE_LOGIC_OUTS_B3_R_4": null, "PCIE_LOGIC_OUTS_B3_R_5": null, "PCIE_LOGIC_OUTS_B3_R_6": null, "PCIE_LOGIC_OUTS_B3_R_7": null, "PCIE_LOGIC_OUTS_B3_R_8": null, "PCIE_LOGIC_OUTS_B3_R_9": null, "PCIE_LOGIC_OUTS_B3_R_10": null, "PCIE_LOGIC_OUTS_B3_R_11": null, "PCIE_LOGIC_OUTS_B3_R_12": null, "PCIE_LOGIC_OUTS_B3_R_13": null, "PCIE_LOGIC_OUTS_B3_R_14": null, "PCIE_LOGIC_OUTS_B3_R_15": null, "PCIE_LOGIC_OUTS_B3_R_16": null, "PCIE_LOGIC_OUTS_B3_R_17": null, "PCIE_LOGIC_OUTS_B3_R_18": null, "PCIE_LOGIC_OUTS_B3_R_19": null, "PCIE_LOGIC_OUTS_B4_L_0": null, "PCIE_LOGIC_OUTS_B4_L_1": null, "PCIE_LOGIC_OUTS_B4_L_2": null, "PCIE_LOGIC_OUTS_B4_L_3": null, "PCIE_LOGIC_OUTS_B4_L_4": null, "PCIE_LOGIC_OUTS_B4_L_5": null, "PCIE_LOGIC_OUTS_B4_L_6": null, "PCIE_LOGIC_OUTS_B4_L_7": null, "PCIE_LOGIC_OUTS_B4_L_8": null, "PCIE_LOGIC_OUTS_B4_L_9": null, "PCIE_LOGIC_OUTS_B4_L_10": null, "PCIE_LOGIC_OUTS_B4_L_11": null, "PCIE_LOGIC_OUTS_B4_L_12": null, "PCIE_LOGIC_OUTS_B4_L_13": null, "PCIE_LOGIC_OUTS_B4_L_14": null, "PCIE_LOGIC_OUTS_B4_L_15": null, "PCIE_LOGIC_OUTS_B4_L_16": null, "PCIE_LOGIC_OUTS_B4_L_17": null, "PCIE_LOGIC_OUTS_B4_L_18": null, "PCIE_LOGIC_OUTS_B4_L_19": null, "PCIE_LOGIC_OUTS_B4_R_0": null, "PCIE_LOGIC_OUTS_B4_R_1": null, "PCIE_LOGIC_OUTS_B4_R_2": null, "PCIE_LOGIC_OUTS_B4_R_3": null, "PCIE_LOGIC_OUTS_B4_R_4": null, "PCIE_LOGIC_OUTS_B4_R_5": null, "PCIE_LOGIC_OUTS_B4_R_6": null, "PCIE_LOGIC_OUTS_B4_R_7": null, "PCIE_LOGIC_OUTS_B4_R_8": null, "PCIE_LOGIC_OUTS_B4_R_9": null, "PCIE_LOGIC_OUTS_B4_R_10": null, "PCIE_LOGIC_OUTS_B4_R_11": null, "PCIE_LOGIC_OUTS_B4_R_12": null, "PCIE_LOGIC_OUTS_B4_R_13": null, "PCIE_LOGIC_OUTS_B4_R_14": null, "PCIE_LOGIC_OUTS_B4_R_15": null, "PCIE_LOGIC_OUTS_B4_R_16": null, "PCIE_LOGIC_OUTS_B4_R_17": null, "PCIE_LOGIC_OUTS_B4_R_18": null, "PCIE_LOGIC_OUTS_B4_R_19": null, "PCIE_LOGIC_OUTS_B5_L_0": null, "PCIE_LOGIC_OUTS_B5_L_1": null, "PCIE_LOGIC_OUTS_B5_L_2": null, "PCIE_LOGIC_OUTS_B5_L_3": null, "PCIE_LOGIC_OUTS_B5_L_4": null, "PCIE_LOGIC_OUTS_B5_L_5": null, "PCIE_LOGIC_OUTS_B5_L_6": null, "PCIE_LOGIC_OUTS_B5_L_7": null, "PCIE_LOGIC_OUTS_B5_L_8": null, "PCIE_LOGIC_OUTS_B5_L_9": null, "PCIE_LOGIC_OUTS_B5_L_10": null, "PCIE_LOGIC_OUTS_B5_L_11": null, "PCIE_LOGIC_OUTS_B5_L_12": null, "PCIE_LOGIC_OUTS_B5_L_13": null, "PCIE_LOGIC_OUTS_B5_L_14": null, "PCIE_LOGIC_OUTS_B5_L_15": null, "PCIE_LOGIC_OUTS_B5_L_16": null, "PCIE_LOGIC_OUTS_B5_L_17": null, "PCIE_LOGIC_OUTS_B5_L_18": null, "PCIE_LOGIC_OUTS_B5_L_19": null, "PCIE_LOGIC_OUTS_B5_R_0": null, "PCIE_LOGIC_OUTS_B5_R_1": null, "PCIE_LOGIC_OUTS_B5_R_2": null, "PCIE_LOGIC_OUTS_B5_R_3": null, "PCIE_LOGIC_OUTS_B5_R_4": null, "PCIE_LOGIC_OUTS_B5_R_5": null, "PCIE_LOGIC_OUTS_B5_R_6": null, "PCIE_LOGIC_OUTS_B5_R_7": null, "PCIE_LOGIC_OUTS_B5_R_8": null, "PCIE_LOGIC_OUTS_B5_R_9": null, "PCIE_LOGIC_OUTS_B5_R_10": null, "PCIE_LOGIC_OUTS_B5_R_11": null, "PCIE_LOGIC_OUTS_B5_R_12": null, "PCIE_LOGIC_OUTS_B5_R_13": null, "PCIE_LOGIC_OUTS_B5_R_14": null, "PCIE_LOGIC_OUTS_B5_R_15": null, "PCIE_LOGIC_OUTS_B5_R_16": null, "PCIE_LOGIC_OUTS_B5_R_17": null, "PCIE_LOGIC_OUTS_B5_R_18": null, "PCIE_LOGIC_OUTS_B5_R_19": null, "PCIE_LOGIC_OUTS_B6_L_0": null, "PCIE_LOGIC_OUTS_B6_L_1": null, "PCIE_LOGIC_OUTS_B6_L_2": null, "PCIE_LOGIC_OUTS_B6_L_3": null, "PCIE_LOGIC_OUTS_B6_L_4": null, "PCIE_LOGIC_OUTS_B6_L_5": null, "PCIE_LOGIC_OUTS_B6_L_6": null, "PCIE_LOGIC_OUTS_B6_L_7": null, "PCIE_LOGIC_OUTS_B6_L_8": null, "PCIE_LOGIC_OUTS_B6_L_9": null, "PCIE_LOGIC_OUTS_B6_L_10": null, "PCIE_LOGIC_OUTS_B6_L_11": null, "PCIE_LOGIC_OUTS_B6_L_12": null, "PCIE_LOGIC_OUTS_B6_L_13": null, "PCIE_LOGIC_OUTS_B6_L_14": null, "PCIE_LOGIC_OUTS_B6_L_15": null, "PCIE_LOGIC_OUTS_B6_L_16": null, "PCIE_LOGIC_OUTS_B6_L_17": null, "PCIE_LOGIC_OUTS_B6_L_18": null, "PCIE_LOGIC_OUTS_B6_L_19": null, "PCIE_LOGIC_OUTS_B6_R_0": null, "PCIE_LOGIC_OUTS_B6_R_1": null, "PCIE_LOGIC_OUTS_B6_R_2": null, "PCIE_LOGIC_OUTS_B6_R_3": null, "PCIE_LOGIC_OUTS_B6_R_4": null, "PCIE_LOGIC_OUTS_B6_R_5": null, "PCIE_LOGIC_OUTS_B6_R_6": null, "PCIE_LOGIC_OUTS_B6_R_7": null, "PCIE_LOGIC_OUTS_B6_R_8": null, "PCIE_LOGIC_OUTS_B6_R_9": null, "PCIE_LOGIC_OUTS_B6_R_10": null, "PCIE_LOGIC_OUTS_B6_R_11": null, "PCIE_LOGIC_OUTS_B6_R_12": null, "PCIE_LOGIC_OUTS_B6_R_13": null, "PCIE_LOGIC_OUTS_B6_R_14": null, "PCIE_LOGIC_OUTS_B6_R_15": null, "PCIE_LOGIC_OUTS_B6_R_16": null, "PCIE_LOGIC_OUTS_B6_R_17": null, "PCIE_LOGIC_OUTS_B6_R_18": null, "PCIE_LOGIC_OUTS_B6_R_19": null, "PCIE_LOGIC_OUTS_B7_L_0": null, "PCIE_LOGIC_OUTS_B7_L_1": null, "PCIE_LOGIC_OUTS_B7_L_2": null, "PCIE_LOGIC_OUTS_B7_L_3": null, "PCIE_LOGIC_OUTS_B7_L_4": null, "PCIE_LOGIC_OUTS_B7_L_5": null, "PCIE_LOGIC_OUTS_B7_L_6": null, "PCIE_LOGIC_OUTS_B7_L_7": null, "PCIE_LOGIC_OUTS_B7_L_8": null, "PCIE_LOGIC_OUTS_B7_L_9": null, "PCIE_LOGIC_OUTS_B7_L_10": null, "PCIE_LOGIC_OUTS_B7_L_11": null, "PCIE_LOGIC_OUTS_B7_L_12": null, "PCIE_LOGIC_OUTS_B7_L_13": null, "PCIE_LOGIC_OUTS_B7_L_14": null, "PCIE_LOGIC_OUTS_B7_L_15": null, "PCIE_LOGIC_OUTS_B7_L_16": null, "PCIE_LOGIC_OUTS_B7_L_17": null, "PCIE_LOGIC_OUTS_B7_L_18": null, "PCIE_LOGIC_OUTS_B7_L_19": null, "PCIE_LOGIC_OUTS_B7_R_0": null, "PCIE_LOGIC_OUTS_B7_R_1": null, "PCIE_LOGIC_OUTS_B7_R_2": null, "PCIE_LOGIC_OUTS_B7_R_3": null, "PCIE_LOGIC_OUTS_B7_R_4": null, "PCIE_LOGIC_OUTS_B7_R_5": null, "PCIE_LOGIC_OUTS_B7_R_6": null, "PCIE_LOGIC_OUTS_B7_R_7": null, "PCIE_LOGIC_OUTS_B7_R_8": null, "PCIE_LOGIC_OUTS_B7_R_9": null, "PCIE_LOGIC_OUTS_B7_R_10": null, "PCIE_LOGIC_OUTS_B7_R_11": null, "PCIE_LOGIC_OUTS_B7_R_12": null, "PCIE_LOGIC_OUTS_B7_R_13": null, "PCIE_LOGIC_OUTS_B7_R_14": null, "PCIE_LOGIC_OUTS_B7_R_15": null, "PCIE_LOGIC_OUTS_B7_R_16": null, "PCIE_LOGIC_OUTS_B7_R_17": null, "PCIE_LOGIC_OUTS_B7_R_18": null, "PCIE_LOGIC_OUTS_B7_R_19": null, "PCIE_LOGIC_OUTS_B8_L_0": null, "PCIE_LOGIC_OUTS_B8_L_1": null, "PCIE_LOGIC_OUTS_B8_L_2": null, "PCIE_LOGIC_OUTS_B8_L_3": null, "PCIE_LOGIC_OUTS_B8_L_4": null, "PCIE_LOGIC_OUTS_B8_L_5": null, "PCIE_LOGIC_OUTS_B8_L_6": null, "PCIE_LOGIC_OUTS_B8_L_7": null, "PCIE_LOGIC_OUTS_B8_L_8": null, "PCIE_LOGIC_OUTS_B8_L_9": null, "PCIE_LOGIC_OUTS_B8_L_10": null, "PCIE_LOGIC_OUTS_B8_L_11": null, "PCIE_LOGIC_OUTS_B8_L_12": null, "PCIE_LOGIC_OUTS_B8_L_13": null, "PCIE_LOGIC_OUTS_B8_L_14": null, "PCIE_LOGIC_OUTS_B8_L_15": null, "PCIE_LOGIC_OUTS_B8_L_16": null, "PCIE_LOGIC_OUTS_B8_L_17": null, "PCIE_LOGIC_OUTS_B8_L_18": null, "PCIE_LOGIC_OUTS_B8_L_19": null, "PCIE_LOGIC_OUTS_B8_R_0": null, "PCIE_LOGIC_OUTS_B8_R_1": null, "PCIE_LOGIC_OUTS_B8_R_2": null, "PCIE_LOGIC_OUTS_B8_R_3": null, "PCIE_LOGIC_OUTS_B8_R_4": null, "PCIE_LOGIC_OUTS_B8_R_5": null, "PCIE_LOGIC_OUTS_B8_R_6": null, "PCIE_LOGIC_OUTS_B8_R_7": null, "PCIE_LOGIC_OUTS_B8_R_8": null, "PCIE_LOGIC_OUTS_B8_R_9": null, "PCIE_LOGIC_OUTS_B8_R_10": null, "PCIE_LOGIC_OUTS_B8_R_11": null, "PCIE_LOGIC_OUTS_B8_R_12": null, "PCIE_LOGIC_OUTS_B8_R_13": null, "PCIE_LOGIC_OUTS_B8_R_14": null, "PCIE_LOGIC_OUTS_B8_R_15": null, "PCIE_LOGIC_OUTS_B8_R_16": null, "PCIE_LOGIC_OUTS_B8_R_17": null, "PCIE_LOGIC_OUTS_B8_R_18": null, "PCIE_LOGIC_OUTS_B8_R_19": null, "PCIE_LOGIC_OUTS_B9_L_0": null, "PCIE_LOGIC_OUTS_B9_L_1": null, "PCIE_LOGIC_OUTS_B9_L_2": null, "PCIE_LOGIC_OUTS_B9_L_3": null, "PCIE_LOGIC_OUTS_B9_L_4": null, "PCIE_LOGIC_OUTS_B9_L_5": null, "PCIE_LOGIC_OUTS_B9_L_6": null, "PCIE_LOGIC_OUTS_B9_L_7": null, "PCIE_LOGIC_OUTS_B9_L_8": null, "PCIE_LOGIC_OUTS_B9_L_9": null, "PCIE_LOGIC_OUTS_B9_L_10": null, "PCIE_LOGIC_OUTS_B9_L_11": null, "PCIE_LOGIC_OUTS_B9_L_12": null, "PCIE_LOGIC_OUTS_B9_L_13": null, "PCIE_LOGIC_OUTS_B9_L_14": null, "PCIE_LOGIC_OUTS_B9_L_15": null, "PCIE_LOGIC_OUTS_B9_L_16": null, "PCIE_LOGIC_OUTS_B9_L_17": null, "PCIE_LOGIC_OUTS_B9_L_18": null, "PCIE_LOGIC_OUTS_B9_L_19": null, "PCIE_LOGIC_OUTS_B9_R_0": null, "PCIE_LOGIC_OUTS_B9_R_1": null, "PCIE_LOGIC_OUTS_B9_R_2": null, "PCIE_LOGIC_OUTS_B9_R_3": null, "PCIE_LOGIC_OUTS_B9_R_4": null, "PCIE_LOGIC_OUTS_B9_R_5": null, "PCIE_LOGIC_OUTS_B9_R_6": null, "PCIE_LOGIC_OUTS_B9_R_7": null, "PCIE_LOGIC_OUTS_B9_R_8": null, "PCIE_LOGIC_OUTS_B9_R_9": null, "PCIE_LOGIC_OUTS_B9_R_10": null, "PCIE_LOGIC_OUTS_B9_R_11": null, "PCIE_LOGIC_OUTS_B9_R_12": null, "PCIE_LOGIC_OUTS_B9_R_13": null, "PCIE_LOGIC_OUTS_B9_R_14": null, "PCIE_LOGIC_OUTS_B9_R_15": null, "PCIE_LOGIC_OUTS_B9_R_16": null, "PCIE_LOGIC_OUTS_B9_R_17": null, "PCIE_LOGIC_OUTS_B9_R_18": null, "PCIE_LOGIC_OUTS_B9_R_19": null, "PCIE_LOGIC_OUTS_B10_L_0": null, "PCIE_LOGIC_OUTS_B10_L_1": null, "PCIE_LOGIC_OUTS_B10_L_2": null, "PCIE_LOGIC_OUTS_B10_L_3": null, "PCIE_LOGIC_OUTS_B10_L_4": null, "PCIE_LOGIC_OUTS_B10_L_5": null, "PCIE_LOGIC_OUTS_B10_L_6": null, "PCIE_LOGIC_OUTS_B10_L_7": null, "PCIE_LOGIC_OUTS_B10_L_8": null, "PCIE_LOGIC_OUTS_B10_L_9": null, "PCIE_LOGIC_OUTS_B10_L_10": null, "PCIE_LOGIC_OUTS_B10_L_11": null, "PCIE_LOGIC_OUTS_B10_L_12": null, "PCIE_LOGIC_OUTS_B10_L_13": null, "PCIE_LOGIC_OUTS_B10_L_14": null, "PCIE_LOGIC_OUTS_B10_L_15": null, "PCIE_LOGIC_OUTS_B10_L_16": null, "PCIE_LOGIC_OUTS_B10_L_17": null, "PCIE_LOGIC_OUTS_B10_L_18": null, "PCIE_LOGIC_OUTS_B10_L_19": null, "PCIE_LOGIC_OUTS_B10_R_0": null, "PCIE_LOGIC_OUTS_B10_R_1": null, "PCIE_LOGIC_OUTS_B10_R_2": null, "PCIE_LOGIC_OUTS_B10_R_3": null, "PCIE_LOGIC_OUTS_B10_R_4": null, "PCIE_LOGIC_OUTS_B10_R_5": null, "PCIE_LOGIC_OUTS_B10_R_6": null, "PCIE_LOGIC_OUTS_B10_R_7": null, "PCIE_LOGIC_OUTS_B10_R_8": null, "PCIE_LOGIC_OUTS_B10_R_9": null, "PCIE_LOGIC_OUTS_B10_R_10": null, "PCIE_LOGIC_OUTS_B10_R_11": null, "PCIE_LOGIC_OUTS_B10_R_12": null, "PCIE_LOGIC_OUTS_B10_R_13": null, "PCIE_LOGIC_OUTS_B10_R_14": null, "PCIE_LOGIC_OUTS_B10_R_15": null, "PCIE_LOGIC_OUTS_B10_R_16": null, "PCIE_LOGIC_OUTS_B10_R_17": null, "PCIE_LOGIC_OUTS_B10_R_18": null, "PCIE_LOGIC_OUTS_B10_R_19": null, "PCIE_LOGIC_OUTS_B11_L_0": null, "PCIE_LOGIC_OUTS_B11_L_1": null, "PCIE_LOGIC_OUTS_B11_L_2": null, "PCIE_LOGIC_OUTS_B11_L_3": null, "PCIE_LOGIC_OUTS_B11_L_4": null, "PCIE_LOGIC_OUTS_B11_L_5": null, "PCIE_LOGIC_OUTS_B11_L_6": null, "PCIE_LOGIC_OUTS_B11_L_7": null, "PCIE_LOGIC_OUTS_B11_L_8": null, "PCIE_LOGIC_OUTS_B11_L_9": null, "PCIE_LOGIC_OUTS_B11_L_10": null, "PCIE_LOGIC_OUTS_B11_L_11": null, "PCIE_LOGIC_OUTS_B11_L_12": null, "PCIE_LOGIC_OUTS_B11_L_13": null, "PCIE_LOGIC_OUTS_B11_L_14": null, "PCIE_LOGIC_OUTS_B11_L_15": null, "PCIE_LOGIC_OUTS_B11_L_16": null, "PCIE_LOGIC_OUTS_B11_L_17": null, "PCIE_LOGIC_OUTS_B11_L_18": null, "PCIE_LOGIC_OUTS_B11_L_19": null, "PCIE_LOGIC_OUTS_B11_R_0": null, "PCIE_LOGIC_OUTS_B11_R_1": null, "PCIE_LOGIC_OUTS_B11_R_2": null, "PCIE_LOGIC_OUTS_B11_R_3": null, "PCIE_LOGIC_OUTS_B11_R_4": null, "PCIE_LOGIC_OUTS_B11_R_5": null, "PCIE_LOGIC_OUTS_B11_R_6": null, "PCIE_LOGIC_OUTS_B11_R_7": null, "PCIE_LOGIC_OUTS_B11_R_8": null, "PCIE_LOGIC_OUTS_B11_R_9": null, "PCIE_LOGIC_OUTS_B11_R_10": null, "PCIE_LOGIC_OUTS_B11_R_11": null, "PCIE_LOGIC_OUTS_B11_R_12": null, "PCIE_LOGIC_OUTS_B11_R_13": null, "PCIE_LOGIC_OUTS_B11_R_14": null, "PCIE_LOGIC_OUTS_B11_R_15": null, "PCIE_LOGIC_OUTS_B11_R_16": null, "PCIE_LOGIC_OUTS_B11_R_17": null, "PCIE_LOGIC_OUTS_B11_R_18": null, "PCIE_LOGIC_OUTS_B11_R_19": null, "PCIE_LOGIC_OUTS_B12_L_0": null, "PCIE_LOGIC_OUTS_B12_L_1": null, "PCIE_LOGIC_OUTS_B12_L_2": null, "PCIE_LOGIC_OUTS_B12_L_3": null, "PCIE_LOGIC_OUTS_B12_L_4": null, "PCIE_LOGIC_OUTS_B12_L_5": null, "PCIE_LOGIC_OUTS_B12_L_6": null, "PCIE_LOGIC_OUTS_B12_L_7": null, "PCIE_LOGIC_OUTS_B12_L_8": null, "PCIE_LOGIC_OUTS_B12_L_9": null, "PCIE_LOGIC_OUTS_B12_L_10": null, "PCIE_LOGIC_OUTS_B12_L_11": null, "PCIE_LOGIC_OUTS_B12_L_12": null, "PCIE_LOGIC_OUTS_B12_L_13": null, "PCIE_LOGIC_OUTS_B12_L_14": null, "PCIE_LOGIC_OUTS_B12_L_15": null, "PCIE_LOGIC_OUTS_B12_L_16": null, "PCIE_LOGIC_OUTS_B12_L_17": null, "PCIE_LOGIC_OUTS_B12_L_18": null, "PCIE_LOGIC_OUTS_B12_L_19": null, "PCIE_LOGIC_OUTS_B12_R_0": null, "PCIE_LOGIC_OUTS_B12_R_1": null, "PCIE_LOGIC_OUTS_B12_R_2": null, "PCIE_LOGIC_OUTS_B12_R_3": null, "PCIE_LOGIC_OUTS_B12_R_4": null, "PCIE_LOGIC_OUTS_B12_R_5": null, "PCIE_LOGIC_OUTS_B12_R_6": null, "PCIE_LOGIC_OUTS_B12_R_7": null, "PCIE_LOGIC_OUTS_B12_R_8": null, "PCIE_LOGIC_OUTS_B12_R_9": null, "PCIE_LOGIC_OUTS_B12_R_10": null, "PCIE_LOGIC_OUTS_B12_R_11": null, "PCIE_LOGIC_OUTS_B12_R_12": null, "PCIE_LOGIC_OUTS_B12_R_13": null, "PCIE_LOGIC_OUTS_B12_R_14": null, "PCIE_LOGIC_OUTS_B12_R_15": null, "PCIE_LOGIC_OUTS_B12_R_16": null, "PCIE_LOGIC_OUTS_B12_R_17": null, "PCIE_LOGIC_OUTS_B12_R_18": null, "PCIE_LOGIC_OUTS_B12_R_19": null, "PCIE_LOGIC_OUTS_B13_L_0": null, "PCIE_LOGIC_OUTS_B13_L_1": null, "PCIE_LOGIC_OUTS_B13_L_2": null, "PCIE_LOGIC_OUTS_B13_L_3": null, "PCIE_LOGIC_OUTS_B13_L_4": null, "PCIE_LOGIC_OUTS_B13_L_5": null, "PCIE_LOGIC_OUTS_B13_L_6": null, "PCIE_LOGIC_OUTS_B13_L_7": null, "PCIE_LOGIC_OUTS_B13_L_8": null, "PCIE_LOGIC_OUTS_B13_L_9": null, "PCIE_LOGIC_OUTS_B13_L_10": null, "PCIE_LOGIC_OUTS_B13_L_11": null, "PCIE_LOGIC_OUTS_B13_L_12": null, "PCIE_LOGIC_OUTS_B13_L_13": null, "PCIE_LOGIC_OUTS_B13_L_14": null, "PCIE_LOGIC_OUTS_B13_L_15": null, "PCIE_LOGIC_OUTS_B13_L_16": null, "PCIE_LOGIC_OUTS_B13_L_17": null, "PCIE_LOGIC_OUTS_B13_L_18": null, "PCIE_LOGIC_OUTS_B13_L_19": null, "PCIE_LOGIC_OUTS_B13_R_0": null, "PCIE_LOGIC_OUTS_B13_R_1": null, "PCIE_LOGIC_OUTS_B13_R_2": null, "PCIE_LOGIC_OUTS_B13_R_3": null, "PCIE_LOGIC_OUTS_B13_R_4": null, "PCIE_LOGIC_OUTS_B13_R_5": null, "PCIE_LOGIC_OUTS_B13_R_6": null, "PCIE_LOGIC_OUTS_B13_R_7": null, "PCIE_LOGIC_OUTS_B13_R_8": null, "PCIE_LOGIC_OUTS_B13_R_9": null, "PCIE_LOGIC_OUTS_B13_R_10": null, "PCIE_LOGIC_OUTS_B13_R_11": null, "PCIE_LOGIC_OUTS_B13_R_12": null, "PCIE_LOGIC_OUTS_B13_R_13": null, "PCIE_LOGIC_OUTS_B13_R_14": null, "PCIE_LOGIC_OUTS_B13_R_15": null, "PCIE_LOGIC_OUTS_B13_R_16": null, "PCIE_LOGIC_OUTS_B13_R_17": null, "PCIE_LOGIC_OUTS_B13_R_18": null, "PCIE_LOGIC_OUTS_B13_R_19": null, "PCIE_LOGIC_OUTS_B14_L_0": null, "PCIE_LOGIC_OUTS_B14_L_1": null, "PCIE_LOGIC_OUTS_B14_L_2": null, "PCIE_LOGIC_OUTS_B14_L_3": null, "PCIE_LOGIC_OUTS_B14_L_4": null, "PCIE_LOGIC_OUTS_B14_L_5": null, "PCIE_LOGIC_OUTS_B14_L_6": null, "PCIE_LOGIC_OUTS_B14_L_7": null, "PCIE_LOGIC_OUTS_B14_L_8": null, "PCIE_LOGIC_OUTS_B14_L_9": null, "PCIE_LOGIC_OUTS_B14_L_10": null, "PCIE_LOGIC_OUTS_B14_L_11": null, "PCIE_LOGIC_OUTS_B14_L_12": null, "PCIE_LOGIC_OUTS_B14_L_13": null, "PCIE_LOGIC_OUTS_B14_L_14": null, "PCIE_LOGIC_OUTS_B14_L_15": null, "PCIE_LOGIC_OUTS_B14_L_16": null, "PCIE_LOGIC_OUTS_B14_L_17": null, "PCIE_LOGIC_OUTS_B14_L_18": null, "PCIE_LOGIC_OUTS_B14_L_19": null, "PCIE_LOGIC_OUTS_B14_R_0": null, "PCIE_LOGIC_OUTS_B14_R_1": null, "PCIE_LOGIC_OUTS_B14_R_2": null, "PCIE_LOGIC_OUTS_B14_R_3": null, "PCIE_LOGIC_OUTS_B14_R_4": null, "PCIE_LOGIC_OUTS_B14_R_5": null, "PCIE_LOGIC_OUTS_B14_R_6": null, "PCIE_LOGIC_OUTS_B14_R_7": null, "PCIE_LOGIC_OUTS_B14_R_8": null, "PCIE_LOGIC_OUTS_B14_R_9": null, "PCIE_LOGIC_OUTS_B14_R_10": null, "PCIE_LOGIC_OUTS_B14_R_11": null, "PCIE_LOGIC_OUTS_B14_R_12": null, "PCIE_LOGIC_OUTS_B14_R_13": null, "PCIE_LOGIC_OUTS_B14_R_14": null, "PCIE_LOGIC_OUTS_B14_R_15": null, "PCIE_LOGIC_OUTS_B14_R_16": null, "PCIE_LOGIC_OUTS_B14_R_17": null, "PCIE_LOGIC_OUTS_B14_R_18": null, "PCIE_LOGIC_OUTS_B14_R_19": null, "PCIE_LOGIC_OUTS_B15_L_0": null, "PCIE_LOGIC_OUTS_B15_L_1": null, "PCIE_LOGIC_OUTS_B15_L_2": null, "PCIE_LOGIC_OUTS_B15_L_3": null, "PCIE_LOGIC_OUTS_B15_L_4": null, "PCIE_LOGIC_OUTS_B15_L_5": null, "PCIE_LOGIC_OUTS_B15_L_6": null, "PCIE_LOGIC_OUTS_B15_L_7": null, "PCIE_LOGIC_OUTS_B15_L_8": null, "PCIE_LOGIC_OUTS_B15_L_9": null, "PCIE_LOGIC_OUTS_B15_L_10": null, "PCIE_LOGIC_OUTS_B15_L_11": null, "PCIE_LOGIC_OUTS_B15_L_12": null, "PCIE_LOGIC_OUTS_B15_L_13": null, "PCIE_LOGIC_OUTS_B15_L_14": null, "PCIE_LOGIC_OUTS_B15_L_15": null, "PCIE_LOGIC_OUTS_B15_L_16": null, "PCIE_LOGIC_OUTS_B15_L_17": null, "PCIE_LOGIC_OUTS_B15_L_18": null, "PCIE_LOGIC_OUTS_B15_L_19": null, "PCIE_LOGIC_OUTS_B15_R_0": null, "PCIE_LOGIC_OUTS_B15_R_1": null, "PCIE_LOGIC_OUTS_B15_R_2": null, "PCIE_LOGIC_OUTS_B15_R_3": null, "PCIE_LOGIC_OUTS_B15_R_4": null, "PCIE_LOGIC_OUTS_B15_R_5": null, "PCIE_LOGIC_OUTS_B15_R_6": null, "PCIE_LOGIC_OUTS_B15_R_7": null, "PCIE_LOGIC_OUTS_B15_R_8": null, "PCIE_LOGIC_OUTS_B15_R_9": null, "PCIE_LOGIC_OUTS_B15_R_10": null, "PCIE_LOGIC_OUTS_B15_R_11": null, "PCIE_LOGIC_OUTS_B15_R_12": null, "PCIE_LOGIC_OUTS_B15_R_13": null, "PCIE_LOGIC_OUTS_B15_R_14": null, "PCIE_LOGIC_OUTS_B15_R_15": null, "PCIE_LOGIC_OUTS_B15_R_16": null, "PCIE_LOGIC_OUTS_B15_R_17": null, "PCIE_LOGIC_OUTS_B15_R_18": null, "PCIE_LOGIC_OUTS_B15_R_19": null, "PCIE_LOGIC_OUTS_B16_L_0": null, "PCIE_LOGIC_OUTS_B16_L_1": null, "PCIE_LOGIC_OUTS_B16_L_2": null, "PCIE_LOGIC_OUTS_B16_L_3": null, "PCIE_LOGIC_OUTS_B16_L_4": null, "PCIE_LOGIC_OUTS_B16_L_5": null, "PCIE_LOGIC_OUTS_B16_L_6": null, "PCIE_LOGIC_OUTS_B16_L_7": null, "PCIE_LOGIC_OUTS_B16_L_8": null, "PCIE_LOGIC_OUTS_B16_L_9": null, "PCIE_LOGIC_OUTS_B16_L_10": null, "PCIE_LOGIC_OUTS_B16_L_11": null, "PCIE_LOGIC_OUTS_B16_L_12": null, "PCIE_LOGIC_OUTS_B16_L_13": null, "PCIE_LOGIC_OUTS_B16_L_14": null, "PCIE_LOGIC_OUTS_B16_L_15": null, "PCIE_LOGIC_OUTS_B16_L_16": null, "PCIE_LOGIC_OUTS_B16_L_17": null, "PCIE_LOGIC_OUTS_B16_L_18": null, "PCIE_LOGIC_OUTS_B16_L_19": null, "PCIE_LOGIC_OUTS_B16_R_0": null, "PCIE_LOGIC_OUTS_B16_R_1": null, "PCIE_LOGIC_OUTS_B16_R_2": null, "PCIE_LOGIC_OUTS_B16_R_3": null, "PCIE_LOGIC_OUTS_B16_R_4": null, "PCIE_LOGIC_OUTS_B16_R_5": null, "PCIE_LOGIC_OUTS_B16_R_6": null, "PCIE_LOGIC_OUTS_B16_R_7": null, "PCIE_LOGIC_OUTS_B16_R_8": null, "PCIE_LOGIC_OUTS_B16_R_9": null, "PCIE_LOGIC_OUTS_B16_R_10": null, "PCIE_LOGIC_OUTS_B16_R_11": null, "PCIE_LOGIC_OUTS_B16_R_12": null, "PCIE_LOGIC_OUTS_B16_R_13": null, "PCIE_LOGIC_OUTS_B16_R_14": null, "PCIE_LOGIC_OUTS_B16_R_15": null, "PCIE_LOGIC_OUTS_B16_R_16": null, "PCIE_LOGIC_OUTS_B16_R_17": null, "PCIE_LOGIC_OUTS_B16_R_18": null, "PCIE_LOGIC_OUTS_B16_R_19": null, "PCIE_LOGIC_OUTS_B17_L_0": null, "PCIE_LOGIC_OUTS_B17_L_1": null, "PCIE_LOGIC_OUTS_B17_L_2": null, "PCIE_LOGIC_OUTS_B17_L_3": null, "PCIE_LOGIC_OUTS_B17_L_4": null, "PCIE_LOGIC_OUTS_B17_L_5": null, "PCIE_LOGIC_OUTS_B17_L_6": null, "PCIE_LOGIC_OUTS_B17_L_7": null, "PCIE_LOGIC_OUTS_B17_L_8": null, "PCIE_LOGIC_OUTS_B17_L_9": null, "PCIE_LOGIC_OUTS_B17_L_10": null, "PCIE_LOGIC_OUTS_B17_L_11": null, "PCIE_LOGIC_OUTS_B17_L_12": null, "PCIE_LOGIC_OUTS_B17_L_13": null, "PCIE_LOGIC_OUTS_B17_L_14": null, "PCIE_LOGIC_OUTS_B17_L_15": null, "PCIE_LOGIC_OUTS_B17_L_16": null, "PCIE_LOGIC_OUTS_B17_L_17": null, "PCIE_LOGIC_OUTS_B17_L_18": null, "PCIE_LOGIC_OUTS_B17_L_19": null, "PCIE_LOGIC_OUTS_B17_R_0": null, "PCIE_LOGIC_OUTS_B17_R_1": null, "PCIE_LOGIC_OUTS_B17_R_2": null, "PCIE_LOGIC_OUTS_B17_R_3": null, "PCIE_LOGIC_OUTS_B17_R_4": null, "PCIE_LOGIC_OUTS_B17_R_5": null, "PCIE_LOGIC_OUTS_B17_R_6": null, "PCIE_LOGIC_OUTS_B17_R_7": null, "PCIE_LOGIC_OUTS_B17_R_8": null, "PCIE_LOGIC_OUTS_B17_R_9": null, "PCIE_LOGIC_OUTS_B17_R_10": null, "PCIE_LOGIC_OUTS_B17_R_11": null, "PCIE_LOGIC_OUTS_B17_R_12": null, "PCIE_LOGIC_OUTS_B17_R_13": null, "PCIE_LOGIC_OUTS_B17_R_14": null, "PCIE_LOGIC_OUTS_B17_R_15": null, "PCIE_LOGIC_OUTS_B17_R_16": null, "PCIE_LOGIC_OUTS_B17_R_17": null, "PCIE_LOGIC_OUTS_B17_R_18": null, "PCIE_LOGIC_OUTS_B17_R_19": null, "PCIE_LOGIC_OUTS_B18_L_0": null, "PCIE_LOGIC_OUTS_B18_L_1": null, "PCIE_LOGIC_OUTS_B18_L_2": null, "PCIE_LOGIC_OUTS_B18_L_3": null, "PCIE_LOGIC_OUTS_B18_L_4": null, "PCIE_LOGIC_OUTS_B18_L_5": null, "PCIE_LOGIC_OUTS_B18_L_6": null, "PCIE_LOGIC_OUTS_B18_L_7": null, "PCIE_LOGIC_OUTS_B18_L_8": null, "PCIE_LOGIC_OUTS_B18_L_9": null, "PCIE_LOGIC_OUTS_B18_L_10": null, "PCIE_LOGIC_OUTS_B18_L_11": null, "PCIE_LOGIC_OUTS_B18_L_12": null, "PCIE_LOGIC_OUTS_B18_L_13": null, "PCIE_LOGIC_OUTS_B18_L_14": null, "PCIE_LOGIC_OUTS_B18_L_15": null, "PCIE_LOGIC_OUTS_B18_L_16": null, "PCIE_LOGIC_OUTS_B18_L_17": null, "PCIE_LOGIC_OUTS_B18_L_18": null, "PCIE_LOGIC_OUTS_B18_L_19": null, "PCIE_LOGIC_OUTS_B18_R_0": null, "PCIE_LOGIC_OUTS_B18_R_1": null, "PCIE_LOGIC_OUTS_B18_R_2": null, "PCIE_LOGIC_OUTS_B18_R_3": null, "PCIE_LOGIC_OUTS_B18_R_4": null, "PCIE_LOGIC_OUTS_B18_R_5": null, "PCIE_LOGIC_OUTS_B18_R_6": null, "PCIE_LOGIC_OUTS_B18_R_7": null, "PCIE_LOGIC_OUTS_B18_R_8": null, "PCIE_LOGIC_OUTS_B18_R_9": null, "PCIE_LOGIC_OUTS_B18_R_10": null, "PCIE_LOGIC_OUTS_B18_R_11": null, "PCIE_LOGIC_OUTS_B18_R_12": null, "PCIE_LOGIC_OUTS_B18_R_13": null, "PCIE_LOGIC_OUTS_B18_R_14": null, "PCIE_LOGIC_OUTS_B18_R_15": null, "PCIE_LOGIC_OUTS_B18_R_16": null, "PCIE_LOGIC_OUTS_B18_R_17": null, "PCIE_LOGIC_OUTS_B18_R_18": null, "PCIE_LOGIC_OUTS_B18_R_19": null, "PCIE_LOGIC_OUTS_B19_L_0": null, "PCIE_LOGIC_OUTS_B19_L_1": null, "PCIE_LOGIC_OUTS_B19_L_2": null, "PCIE_LOGIC_OUTS_B19_L_3": null, "PCIE_LOGIC_OUTS_B19_L_4": null, "PCIE_LOGIC_OUTS_B19_L_5": null, "PCIE_LOGIC_OUTS_B19_L_6": null, "PCIE_LOGIC_OUTS_B19_L_7": null, "PCIE_LOGIC_OUTS_B19_L_8": null, "PCIE_LOGIC_OUTS_B19_L_9": null, "PCIE_LOGIC_OUTS_B19_L_10": null, "PCIE_LOGIC_OUTS_B19_L_11": null, "PCIE_LOGIC_OUTS_B19_L_12": null, "PCIE_LOGIC_OUTS_B19_L_13": null, "PCIE_LOGIC_OUTS_B19_L_14": null, "PCIE_LOGIC_OUTS_B19_L_15": null, "PCIE_LOGIC_OUTS_B19_L_16": null, "PCIE_LOGIC_OUTS_B19_L_17": null, "PCIE_LOGIC_OUTS_B19_L_18": null, "PCIE_LOGIC_OUTS_B19_L_19": null, "PCIE_LOGIC_OUTS_B19_R_0": null, "PCIE_LOGIC_OUTS_B19_R_1": null, "PCIE_LOGIC_OUTS_B19_R_2": null, "PCIE_LOGIC_OUTS_B19_R_3": null, "PCIE_LOGIC_OUTS_B19_R_4": null, "PCIE_LOGIC_OUTS_B19_R_5": null, "PCIE_LOGIC_OUTS_B19_R_6": null, "PCIE_LOGIC_OUTS_B19_R_7": null, "PCIE_LOGIC_OUTS_B19_R_8": null, "PCIE_LOGIC_OUTS_B19_R_9": null, "PCIE_LOGIC_OUTS_B19_R_10": null, "PCIE_LOGIC_OUTS_B19_R_11": null, "PCIE_LOGIC_OUTS_B19_R_12": null, "PCIE_LOGIC_OUTS_B19_R_13": null, "PCIE_LOGIC_OUTS_B19_R_14": null, "PCIE_LOGIC_OUTS_B19_R_15": null, "PCIE_LOGIC_OUTS_B19_R_16": null, "PCIE_LOGIC_OUTS_B19_R_17": null, "PCIE_LOGIC_OUTS_B19_R_18": null, "PCIE_LOGIC_OUTS_B19_R_19": null, "PCIE_LOGIC_OUTS_B20_L_0": null, "PCIE_LOGIC_OUTS_B20_L_1": null, "PCIE_LOGIC_OUTS_B20_L_2": null, "PCIE_LOGIC_OUTS_B20_L_3": null, "PCIE_LOGIC_OUTS_B20_L_4": null, "PCIE_LOGIC_OUTS_B20_L_5": null, "PCIE_LOGIC_OUTS_B20_L_6": null, "PCIE_LOGIC_OUTS_B20_L_7": null, "PCIE_LOGIC_OUTS_B20_L_8": null, "PCIE_LOGIC_OUTS_B20_L_9": null, "PCIE_LOGIC_OUTS_B20_L_10": null, "PCIE_LOGIC_OUTS_B20_L_11": null, "PCIE_LOGIC_OUTS_B20_L_12": null, "PCIE_LOGIC_OUTS_B20_L_13": null, "PCIE_LOGIC_OUTS_B20_L_14": null, "PCIE_LOGIC_OUTS_B20_L_15": null, "PCIE_LOGIC_OUTS_B20_L_16": null, "PCIE_LOGIC_OUTS_B20_L_17": null, "PCIE_LOGIC_OUTS_B20_L_18": null, "PCIE_LOGIC_OUTS_B20_L_19": null, "PCIE_LOGIC_OUTS_B20_R_0": null, "PCIE_LOGIC_OUTS_B20_R_1": null, "PCIE_LOGIC_OUTS_B20_R_2": null, "PCIE_LOGIC_OUTS_B20_R_3": null, "PCIE_LOGIC_OUTS_B20_R_4": null, "PCIE_LOGIC_OUTS_B20_R_5": null, "PCIE_LOGIC_OUTS_B20_R_6": null, "PCIE_LOGIC_OUTS_B20_R_7": null, "PCIE_LOGIC_OUTS_B20_R_8": null, "PCIE_LOGIC_OUTS_B20_R_9": null, "PCIE_LOGIC_OUTS_B20_R_10": null, "PCIE_LOGIC_OUTS_B20_R_11": null, "PCIE_LOGIC_OUTS_B20_R_12": null, "PCIE_LOGIC_OUTS_B20_R_13": null, "PCIE_LOGIC_OUTS_B20_R_14": null, "PCIE_LOGIC_OUTS_B20_R_15": null, "PCIE_LOGIC_OUTS_B20_R_16": null, "PCIE_LOGIC_OUTS_B20_R_17": null, "PCIE_LOGIC_OUTS_B20_R_18": null, "PCIE_LOGIC_OUTS_B20_R_19": null, "PCIE_LOGIC_OUTS_B21_L_0": null, "PCIE_LOGIC_OUTS_B21_L_1": null, "PCIE_LOGIC_OUTS_B21_L_2": null, "PCIE_LOGIC_OUTS_B21_L_3": null, "PCIE_LOGIC_OUTS_B21_L_4": null, "PCIE_LOGIC_OUTS_B21_L_5": null, "PCIE_LOGIC_OUTS_B21_L_6": null, "PCIE_LOGIC_OUTS_B21_L_7": null, "PCIE_LOGIC_OUTS_B21_L_8": null, "PCIE_LOGIC_OUTS_B21_L_9": null, "PCIE_LOGIC_OUTS_B21_L_10": null, "PCIE_LOGIC_OUTS_B21_L_11": null, "PCIE_LOGIC_OUTS_B21_L_12": null, "PCIE_LOGIC_OUTS_B21_L_13": null, "PCIE_LOGIC_OUTS_B21_L_14": null, "PCIE_LOGIC_OUTS_B21_L_15": null, "PCIE_LOGIC_OUTS_B21_L_16": null, "PCIE_LOGIC_OUTS_B21_L_17": null, "PCIE_LOGIC_OUTS_B21_L_18": null, "PCIE_LOGIC_OUTS_B21_L_19": null, "PCIE_LOGIC_OUTS_B21_R_0": null, "PCIE_LOGIC_OUTS_B21_R_1": null, "PCIE_LOGIC_OUTS_B21_R_2": null, "PCIE_LOGIC_OUTS_B21_R_3": null, "PCIE_LOGIC_OUTS_B21_R_4": null, "PCIE_LOGIC_OUTS_B21_R_5": null, "PCIE_LOGIC_OUTS_B21_R_6": null, "PCIE_LOGIC_OUTS_B21_R_7": null, "PCIE_LOGIC_OUTS_B21_R_8": null, "PCIE_LOGIC_OUTS_B21_R_9": null, "PCIE_LOGIC_OUTS_B21_R_10": null, "PCIE_LOGIC_OUTS_B21_R_11": null, "PCIE_LOGIC_OUTS_B21_R_12": null, "PCIE_LOGIC_OUTS_B21_R_13": null, "PCIE_LOGIC_OUTS_B21_R_14": null, "PCIE_LOGIC_OUTS_B21_R_15": null, "PCIE_LOGIC_OUTS_B21_R_16": null, "PCIE_LOGIC_OUTS_B21_R_17": null, "PCIE_LOGIC_OUTS_B21_R_18": null, "PCIE_LOGIC_OUTS_B21_R_19": null, "PCIE_LOGIC_OUTS_B22_L_0": null, "PCIE_LOGIC_OUTS_B22_L_1": null, "PCIE_LOGIC_OUTS_B22_L_2": null, "PCIE_LOGIC_OUTS_B22_L_3": null, "PCIE_LOGIC_OUTS_B22_L_4": null, "PCIE_LOGIC_OUTS_B22_L_5": null, "PCIE_LOGIC_OUTS_B22_L_6": null, "PCIE_LOGIC_OUTS_B22_L_7": null, "PCIE_LOGIC_OUTS_B22_L_8": null, "PCIE_LOGIC_OUTS_B22_L_9": null, "PCIE_LOGIC_OUTS_B22_L_10": null, "PCIE_LOGIC_OUTS_B22_L_11": null, "PCIE_LOGIC_OUTS_B22_L_12": null, "PCIE_LOGIC_OUTS_B22_L_13": null, "PCIE_LOGIC_OUTS_B22_L_14": null, "PCIE_LOGIC_OUTS_B22_L_15": null, "PCIE_LOGIC_OUTS_B22_L_16": null, "PCIE_LOGIC_OUTS_B22_L_17": null, "PCIE_LOGIC_OUTS_B22_L_18": null, "PCIE_LOGIC_OUTS_B22_L_19": null, "PCIE_LOGIC_OUTS_B22_R_0": null, "PCIE_LOGIC_OUTS_B22_R_1": null, "PCIE_LOGIC_OUTS_B22_R_2": null, "PCIE_LOGIC_OUTS_B22_R_3": null, "PCIE_LOGIC_OUTS_B22_R_4": null, "PCIE_LOGIC_OUTS_B22_R_5": null, "PCIE_LOGIC_OUTS_B22_R_6": null, "PCIE_LOGIC_OUTS_B22_R_7": null, "PCIE_LOGIC_OUTS_B22_R_8": null, "PCIE_LOGIC_OUTS_B22_R_9": null, "PCIE_LOGIC_OUTS_B22_R_10": null, "PCIE_LOGIC_OUTS_B22_R_11": null, "PCIE_LOGIC_OUTS_B22_R_12": null, "PCIE_LOGIC_OUTS_B22_R_13": null, "PCIE_LOGIC_OUTS_B22_R_14": null, "PCIE_LOGIC_OUTS_B22_R_15": null, "PCIE_LOGIC_OUTS_B22_R_16": null, "PCIE_LOGIC_OUTS_B22_R_17": null, "PCIE_LOGIC_OUTS_B22_R_18": null, "PCIE_LOGIC_OUTS_B22_R_19": null, "PCIE_LOGIC_OUTS_B23_L_0": null, "PCIE_LOGIC_OUTS_B23_L_1": null, "PCIE_LOGIC_OUTS_B23_L_2": null, "PCIE_LOGIC_OUTS_B23_L_3": null, "PCIE_LOGIC_OUTS_B23_L_4": null, "PCIE_LOGIC_OUTS_B23_L_5": null, "PCIE_LOGIC_OUTS_B23_L_6": null, "PCIE_LOGIC_OUTS_B23_L_7": null, "PCIE_LOGIC_OUTS_B23_L_8": null, "PCIE_LOGIC_OUTS_B23_L_9": null, "PCIE_LOGIC_OUTS_B23_L_10": null, "PCIE_LOGIC_OUTS_B23_L_11": null, "PCIE_LOGIC_OUTS_B23_L_12": null, "PCIE_LOGIC_OUTS_B23_L_13": null, "PCIE_LOGIC_OUTS_B23_L_14": null, "PCIE_LOGIC_OUTS_B23_L_15": null, "PCIE_LOGIC_OUTS_B23_L_16": null, "PCIE_LOGIC_OUTS_B23_L_17": null, "PCIE_LOGIC_OUTS_B23_L_18": null, "PCIE_LOGIC_OUTS_B23_L_19": null, "PCIE_LOGIC_OUTS_B23_R_0": null, "PCIE_LOGIC_OUTS_B23_R_1": null, "PCIE_LOGIC_OUTS_B23_R_2": null, "PCIE_LOGIC_OUTS_B23_R_3": null, "PCIE_LOGIC_OUTS_B23_R_4": null, "PCIE_LOGIC_OUTS_B23_R_5": null, "PCIE_LOGIC_OUTS_B23_R_6": null, "PCIE_LOGIC_OUTS_B23_R_7": null, "PCIE_LOGIC_OUTS_B23_R_8": null, "PCIE_LOGIC_OUTS_B23_R_9": null, "PCIE_LOGIC_OUTS_B23_R_10": null, "PCIE_LOGIC_OUTS_B23_R_11": null, "PCIE_LOGIC_OUTS_B23_R_12": null, "PCIE_LOGIC_OUTS_B23_R_13": null, "PCIE_LOGIC_OUTS_B23_R_14": null, "PCIE_LOGIC_OUTS_B23_R_15": null, "PCIE_LOGIC_OUTS_B23_R_16": null, "PCIE_LOGIC_OUTS_B23_R_17": null, "PCIE_LOGIC_OUTS_B23_R_18": null, "PCIE_LOGIC_OUTS_B23_R_19": null, "PCIE_MIMRXRADDR0": null, "PCIE_MIMRXRADDR1": null, "PCIE_MIMRXRADDR2": null, "PCIE_MIMRXRADDR3": null, "PCIE_MIMRXRADDR4": null, "PCIE_MIMRXRADDR5": null, "PCIE_MIMRXRADDR6": null, "PCIE_MIMRXRADDR7": null, "PCIE_MIMRXRADDR8": null, "PCIE_MIMRXRADDR9": null, "PCIE_MIMRXRADDR10": null, "PCIE_MIMRXRADDR11": null, "PCIE_MIMRXRADDR12": null, "PCIE_MIMRXRDATA0": null, "PCIE_MIMRXRDATA1": null, "PCIE_MIMRXRDATA2": null, "PCIE_MIMRXRDATA3": null, "PCIE_MIMRXRDATA4": null, "PCIE_MIMRXRDATA5": null, "PCIE_MIMRXRDATA6": null, "PCIE_MIMRXRDATA7": null, "PCIE_MIMRXRDATA8": null, "PCIE_MIMRXRDATA9": null, "PCIE_MIMRXRDATA10": null, "PCIE_MIMRXRDATA11": null, "PCIE_MIMRXRDATA12": null, "PCIE_MIMRXRDATA13": null, "PCIE_MIMRXRDATA14": null, "PCIE_MIMRXRDATA15": null, "PCIE_MIMRXRDATA16": null, "PCIE_MIMRXRDATA17": null, "PCIE_MIMRXRDATA18": null, "PCIE_MIMRXRDATA19": null, "PCIE_MIMRXRDATA20": null, "PCIE_MIMRXRDATA21": null, "PCIE_MIMRXRDATA22": null, "PCIE_MIMRXRDATA23": null, "PCIE_MIMRXRDATA24": null, "PCIE_MIMRXRDATA25": null, "PCIE_MIMRXRDATA26": null, "PCIE_MIMRXRDATA27": null, "PCIE_MIMRXRDATA28": null, "PCIE_MIMRXRDATA29": null, "PCIE_MIMRXRDATA30": null, "PCIE_MIMRXRDATA31": null, "PCIE_MIMRXRDATA32": null, "PCIE_MIMRXRDATA33": null, "PCIE_MIMRXRDATA34": null, "PCIE_MIMRXRDATA35": null, "PCIE_MIMRXRDATA36": null, "PCIE_MIMRXRDATA37": null, "PCIE_MIMRXRDATA38": null, "PCIE_MIMRXRDATA39": null, "PCIE_MIMRXRDATA40": null, "PCIE_MIMRXRDATA41": null, "PCIE_MIMRXRDATA42": null, "PCIE_MIMRXRDATA43": null, "PCIE_MIMRXRDATA44": null, "PCIE_MIMRXRDATA45": null, "PCIE_MIMRXRDATA46": null, "PCIE_MIMRXRDATA47": null, "PCIE_MIMRXRDATA48": null, "PCIE_MIMRXRDATA49": null, "PCIE_MIMRXRDATA50": null, "PCIE_MIMRXRDATA51": null, "PCIE_MIMRXRDATA52": null, "PCIE_MIMRXRDATA53": null, "PCIE_MIMRXRDATA54": null, "PCIE_MIMRXRDATA55": null, "PCIE_MIMRXRDATA56": null, "PCIE_MIMRXRDATA57": null, "PCIE_MIMRXRDATA58": null, "PCIE_MIMRXRDATA59": null, "PCIE_MIMRXRDATA60": null, "PCIE_MIMRXRDATA61": null, "PCIE_MIMRXRDATA62": null, "PCIE_MIMRXRDATA63": null, "PCIE_MIMRXRDATA64": null, "PCIE_MIMRXRDATA65": null, "PCIE_MIMRXRDATA66": null, "PCIE_MIMRXRDATA67": null, "PCIE_MIMRXREN": null, "PCIE_MIMRXWADDR0": null, "PCIE_MIMRXWADDR1": null, "PCIE_MIMRXWADDR2": null, "PCIE_MIMRXWADDR3": null, "PCIE_MIMRXWADDR4": null, "PCIE_MIMRXWADDR5": null, "PCIE_MIMRXWADDR6": null, "PCIE_MIMRXWADDR7": null, "PCIE_MIMRXWADDR8": null, "PCIE_MIMRXWADDR9": null, "PCIE_MIMRXWADDR10": null, "PCIE_MIMRXWADDR11": null, "PCIE_MIMRXWADDR12": null, "PCIE_MIMRXWDATA0": null, "PCIE_MIMRXWDATA1": null, "PCIE_MIMRXWDATA2": null, "PCIE_MIMRXWDATA3": null, "PCIE_MIMRXWDATA4": null, "PCIE_MIMRXWDATA5": null, "PCIE_MIMRXWDATA6": null, "PCIE_MIMRXWDATA7": null, "PCIE_MIMRXWDATA8": null, "PCIE_MIMRXWDATA9": null, "PCIE_MIMRXWDATA10": null, "PCIE_MIMRXWDATA11": null, "PCIE_MIMRXWDATA12": null, "PCIE_MIMRXWDATA13": null, "PCIE_MIMRXWDATA14": null, "PCIE_MIMRXWDATA15": null, "PCIE_MIMRXWDATA16": null, "PCIE_MIMRXWDATA17": null, "PCIE_MIMRXWDATA18": null, "PCIE_MIMRXWDATA19": null, "PCIE_MIMRXWDATA20": null, "PCIE_MIMRXWDATA21": null, "PCIE_MIMRXWDATA22": null, "PCIE_MIMRXWDATA23": null, "PCIE_MIMRXWDATA24": null, "PCIE_MIMRXWDATA25": null, "PCIE_MIMRXWDATA26": null, "PCIE_MIMRXWDATA27": null, "PCIE_MIMRXWDATA28": null, "PCIE_MIMRXWDATA29": null, "PCIE_MIMRXWDATA30": null, "PCIE_MIMRXWDATA31": null, "PCIE_MIMRXWDATA32": null, "PCIE_MIMRXWDATA33": null, "PCIE_MIMRXWDATA34": null, "PCIE_MIMRXWDATA35": null, "PCIE_MIMRXWDATA36": null, "PCIE_MIMRXWDATA37": null, "PCIE_MIMRXWDATA38": null, "PCIE_MIMRXWDATA39": null, "PCIE_MIMRXWDATA40": null, "PCIE_MIMRXWDATA41": null, "PCIE_MIMRXWDATA42": null, "PCIE_MIMRXWDATA43": null, "PCIE_MIMRXWDATA44": null, "PCIE_MIMRXWDATA45": null, "PCIE_MIMRXWDATA46": null, "PCIE_MIMRXWDATA47": null, "PCIE_MIMRXWDATA48": null, "PCIE_MIMRXWDATA49": null, "PCIE_MIMRXWDATA50": null, "PCIE_MIMRXWDATA51": null, "PCIE_MIMRXWDATA52": null, "PCIE_MIMRXWDATA53": null, "PCIE_MIMRXWDATA54": null, "PCIE_MIMRXWDATA55": null, "PCIE_MIMRXWDATA56": null, "PCIE_MIMRXWDATA57": null, "PCIE_MIMRXWDATA58": null, "PCIE_MIMRXWDATA59": null, "PCIE_MIMRXWDATA60": null, "PCIE_MIMRXWDATA61": null, "PCIE_MIMRXWDATA62": null, "PCIE_MIMRXWDATA63": null, "PCIE_MIMRXWDATA64": null, "PCIE_MIMRXWDATA65": null, "PCIE_MIMRXWDATA66": null, "PCIE_MIMRXWDATA67": null, "PCIE_MIMRXWEN": null, "PCIE_MIMTXRADDR0": null, "PCIE_MIMTXRADDR1": null, "PCIE_MIMTXRADDR2": null, "PCIE_MIMTXRADDR3": null, "PCIE_MIMTXRADDR4": null, "PCIE_MIMTXRADDR5": null, "PCIE_MIMTXRADDR6": null, "PCIE_MIMTXRADDR7": null, "PCIE_MIMTXRADDR8": null, "PCIE_MIMTXRADDR9": null, "PCIE_MIMTXRADDR10": null, "PCIE_MIMTXRADDR11": null, "PCIE_MIMTXRADDR12": null, "PCIE_MIMTXRDATA0": null, "PCIE_MIMTXRDATA1": null, "PCIE_MIMTXRDATA2": null, "PCIE_MIMTXRDATA3": null, "PCIE_MIMTXRDATA4": null, "PCIE_MIMTXRDATA5": null, "PCIE_MIMTXRDATA6": null, "PCIE_MIMTXRDATA7": null, "PCIE_MIMTXRDATA8": null, "PCIE_MIMTXRDATA9": null, "PCIE_MIMTXRDATA10": null, "PCIE_MIMTXRDATA11": null, "PCIE_MIMTXRDATA12": null, "PCIE_MIMTXRDATA13": null, "PCIE_MIMTXRDATA14": null, "PCIE_MIMTXRDATA15": null, "PCIE_MIMTXRDATA16": null, "PCIE_MIMTXRDATA17": null, "PCIE_MIMTXRDATA18": null, "PCIE_MIMTXRDATA19": null, "PCIE_MIMTXRDATA20": null, "PCIE_MIMTXRDATA21": null, "PCIE_MIMTXRDATA22": null, "PCIE_MIMTXRDATA23": null, "PCIE_MIMTXRDATA24": null, "PCIE_MIMTXRDATA25": null, "PCIE_MIMTXRDATA26": null, "PCIE_MIMTXRDATA27": null, "PCIE_MIMTXRDATA28": null, "PCIE_MIMTXRDATA29": null, "PCIE_MIMTXRDATA30": null, "PCIE_MIMTXRDATA31": null, "PCIE_MIMTXRDATA32": null, "PCIE_MIMTXRDATA33": null, "PCIE_MIMTXRDATA34": null, "PCIE_MIMTXRDATA35": null, "PCIE_MIMTXRDATA36": null, "PCIE_MIMTXRDATA37": null, "PCIE_MIMTXRDATA38": null, "PCIE_MIMTXRDATA39": null, "PCIE_MIMTXRDATA40": null, "PCIE_MIMTXRDATA41": null, "PCIE_MIMTXRDATA42": null, "PCIE_MIMTXRDATA43": null, "PCIE_MIMTXRDATA44": null, "PCIE_MIMTXRDATA45": null, "PCIE_MIMTXRDATA46": null, "PCIE_MIMTXRDATA47": null, "PCIE_MIMTXRDATA48": null, "PCIE_MIMTXRDATA49": null, "PCIE_MIMTXRDATA50": null, "PCIE_MIMTXRDATA51": null, "PCIE_MIMTXRDATA52": null, "PCIE_MIMTXRDATA53": null, "PCIE_MIMTXRDATA54": null, "PCIE_MIMTXRDATA55": null, "PCIE_MIMTXRDATA56": null, "PCIE_MIMTXRDATA57": null, "PCIE_MIMTXRDATA58": null, "PCIE_MIMTXRDATA59": null, "PCIE_MIMTXRDATA60": null, "PCIE_MIMTXRDATA61": null, "PCIE_MIMTXRDATA62": null, "PCIE_MIMTXRDATA63": null, "PCIE_MIMTXRDATA64": null, "PCIE_MIMTXRDATA65": null, "PCIE_MIMTXRDATA66": null, "PCIE_MIMTXRDATA67": null, "PCIE_MIMTXRDATA68": null, "PCIE_MIMTXREN": null, "PCIE_MIMTXWADDR0": null, "PCIE_MIMTXWADDR1": null, "PCIE_MIMTXWADDR2": null, "PCIE_MIMTXWADDR3": null, "PCIE_MIMTXWADDR4": null, "PCIE_MIMTXWADDR5": null, "PCIE_MIMTXWADDR6": null, "PCIE_MIMTXWADDR7": null, "PCIE_MIMTXWADDR8": null, "PCIE_MIMTXWADDR9": null, "PCIE_MIMTXWADDR10": null, "PCIE_MIMTXWADDR11": null, "PCIE_MIMTXWADDR12": null, "PCIE_MIMTXWDATA0": null, "PCIE_MIMTXWDATA1": null, "PCIE_MIMTXWDATA2": null, "PCIE_MIMTXWDATA3": null, "PCIE_MIMTXWDATA4": null, "PCIE_MIMTXWDATA5": null, "PCIE_MIMTXWDATA6": null, "PCIE_MIMTXWDATA7": null, "PCIE_MIMTXWDATA8": null, "PCIE_MIMTXWDATA9": null, "PCIE_MIMTXWDATA10": null, "PCIE_MIMTXWDATA11": null, "PCIE_MIMTXWDATA12": null, "PCIE_MIMTXWDATA13": null, "PCIE_MIMTXWDATA14": null, "PCIE_MIMTXWDATA15": null, "PCIE_MIMTXWDATA16": null, "PCIE_MIMTXWDATA17": null, "PCIE_MIMTXWDATA18": null, "PCIE_MIMTXWDATA19": null, "PCIE_MIMTXWDATA20": null, "PCIE_MIMTXWDATA21": null, "PCIE_MIMTXWDATA22": null, "PCIE_MIMTXWDATA23": null, "PCIE_MIMTXWDATA24": null, "PCIE_MIMTXWDATA25": null, "PCIE_MIMTXWDATA26": null, "PCIE_MIMTXWDATA27": null, "PCIE_MIMTXWDATA28": null, "PCIE_MIMTXWDATA29": null, "PCIE_MIMTXWDATA30": null, "PCIE_MIMTXWDATA31": null, "PCIE_MIMTXWDATA32": null, "PCIE_MIMTXWDATA33": null, "PCIE_MIMTXWDATA34": null, "PCIE_MIMTXWDATA35": null, "PCIE_MIMTXWDATA36": null, "PCIE_MIMTXWDATA37": null, "PCIE_MIMTXWDATA38": null, "PCIE_MIMTXWDATA39": null, "PCIE_MIMTXWDATA40": null, "PCIE_MIMTXWDATA41": null, "PCIE_MIMTXWDATA42": null, "PCIE_MIMTXWDATA43": null, "PCIE_MIMTXWDATA44": null, "PCIE_MIMTXWDATA45": null, "PCIE_MIMTXWDATA46": null, "PCIE_MIMTXWDATA47": null, "PCIE_MIMTXWDATA48": null, "PCIE_MIMTXWDATA49": null, "PCIE_MIMTXWDATA50": null, "PCIE_MIMTXWDATA51": null, "PCIE_MIMTXWDATA52": null, "PCIE_MIMTXWDATA53": null, "PCIE_MIMTXWDATA54": null, "PCIE_MIMTXWDATA55": null, "PCIE_MIMTXWDATA56": null, "PCIE_MIMTXWDATA57": null, "PCIE_MIMTXWDATA58": null, "PCIE_MIMTXWDATA59": null, "PCIE_MIMTXWDATA60": null, "PCIE_MIMTXWDATA61": null, "PCIE_MIMTXWDATA62": null, "PCIE_MIMTXWDATA63": null, "PCIE_MIMTXWDATA64": null, "PCIE_MIMTXWDATA65": null, "PCIE_MIMTXWDATA66": null, "PCIE_MIMTXWDATA67": null, "PCIE_MIMTXWDATA68": null, "PCIE_MIMTXWEN": null, "PCIE_MONITOR_N_0": null, "PCIE_MONITOR_N_1": null, "PCIE_MONITOR_N_2": null, "PCIE_MONITOR_N_3": null, "PCIE_MONITOR_N_4": null, "PCIE_MONITOR_N_5": null, "PCIE_MONITOR_N_6": null, "PCIE_MONITOR_N_7": null, "PCIE_MONITOR_N_8": null, "PCIE_MONITOR_N_9": null, "PCIE_MONITOR_N_10": null, "PCIE_MONITOR_N_11": null, "PCIE_MONITOR_N_12": null, "PCIE_MONITOR_N_13": null, "PCIE_MONITOR_N_14": null, "PCIE_MONITOR_N_15": null, "PCIE_MONITOR_N_16": null, "PCIE_MONITOR_N_17": null, "PCIE_MONITOR_N_18": null, "PCIE_MONITOR_N_19": null, "PCIE_MONITOR_P_0": null, "PCIE_MONITOR_P_1": null, "PCIE_MONITOR_P_2": null, "PCIE_MONITOR_P_3": null, "PCIE_MONITOR_P_4": null, "PCIE_MONITOR_P_5": null, "PCIE_MONITOR_P_6": null, "PCIE_MONITOR_P_7": null, "PCIE_MONITOR_P_8": null, "PCIE_MONITOR_P_9": null, "PCIE_MONITOR_P_10": null, "PCIE_MONITOR_P_11": null, "PCIE_MONITOR_P_12": null, "PCIE_MONITOR_P_13": null, "PCIE_MONITOR_P_14": null, "PCIE_MONITOR_P_15": null, "PCIE_MONITOR_P_16": null, "PCIE_MONITOR_P_17": null, "PCIE_MONITOR_P_18": null, "PCIE_MONITOR_P_19": null, "PCIE_NE2A0_0": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_1": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_2": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_3": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_4": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_5": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_6": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_7": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_8": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_9": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_10": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_11": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_12": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_13": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_14": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_15": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_16": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_17": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_18": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A0_19": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_0": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_1": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_2": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_3": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_4": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_5": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_6": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_7": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_8": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_9": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_10": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_11": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_12": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_13": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_14": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_15": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_16": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_17": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_18": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A1_19": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_0": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_1": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_2": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_3": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_4": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_5": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_6": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_7": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_8": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_9": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_10": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_11": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_12": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_13": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_14": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_15": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_16": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_17": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_18": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A2_19": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_0": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_1": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_2": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_3": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_4": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_5": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_6": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_7": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_8": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_9": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_10": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_11": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_12": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_13": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_14": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_15": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_16": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_17": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_18": { "cap": "64.166", "res": "487.600" }, "PCIE_NE2A3_19": { "cap": "64.166", "res": "487.600" }, "PCIE_NE4BEG0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4BEG3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NE4C3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NW2A0_0": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_1": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_2": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_3": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_4": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_5": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_6": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_7": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_8": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_9": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_10": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_11": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_12": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_13": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_14": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_15": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_16": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_17": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_18": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A0_19": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_0": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_1": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_2": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_3": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_4": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_5": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_6": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_7": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_8": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_9": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_10": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_11": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_12": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_13": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_14": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_15": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_16": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_17": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_18": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A1_19": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_0": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_1": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_2": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_3": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_4": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_5": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_6": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_7": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_8": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_9": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_10": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_11": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_12": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_13": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_14": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_15": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_16": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_17": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_18": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A2_19": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_0": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_1": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_2": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_3": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_4": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_5": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_6": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_7": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_8": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_9": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_10": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_11": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_12": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_13": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_14": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_15": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_16": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_17": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_18": { "cap": "64.166", "res": "487.600" }, "PCIE_NW2A3_19": { "cap": "64.166", "res": "487.600" }, "PCIE_NW4A0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4A3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_NW4END3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_PIPECLK": null, "PCIE_PIPERX0CHANISALIGNED": null, "PCIE_PIPERX0CHARISK0": null, "PCIE_PIPERX0CHARISK1": null, "PCIE_PIPERX0DATA0": null, "PCIE_PIPERX0DATA1": null, "PCIE_PIPERX0DATA2": null, "PCIE_PIPERX0DATA3": null, "PCIE_PIPERX0DATA4": null, "PCIE_PIPERX0DATA5": null, "PCIE_PIPERX0DATA6": null, "PCIE_PIPERX0DATA7": null, "PCIE_PIPERX0DATA8": null, "PCIE_PIPERX0DATA9": null, "PCIE_PIPERX0DATA10": null, "PCIE_PIPERX0DATA11": null, "PCIE_PIPERX0DATA12": null, "PCIE_PIPERX0DATA13": null, "PCIE_PIPERX0DATA14": null, "PCIE_PIPERX0DATA15": null, "PCIE_PIPERX0ELECIDLE": null, "PCIE_PIPERX0PHYSTATUS": null, "PCIE_PIPERX0POLARITY": null, "PCIE_PIPERX0STATUS0": null, "PCIE_PIPERX0STATUS1": null, "PCIE_PIPERX0STATUS2": null, "PCIE_PIPERX0VALID": null, "PCIE_PIPERX1CHANISALIGNED": null, "PCIE_PIPERX1CHARISK0": null, "PCIE_PIPERX1CHARISK1": null, "PCIE_PIPERX1DATA0": null, "PCIE_PIPERX1DATA1": null, "PCIE_PIPERX1DATA2": null, "PCIE_PIPERX1DATA3": null, "PCIE_PIPERX1DATA4": null, "PCIE_PIPERX1DATA5": null, "PCIE_PIPERX1DATA6": null, "PCIE_PIPERX1DATA7": null, "PCIE_PIPERX1DATA8": null, "PCIE_PIPERX1DATA9": null, "PCIE_PIPERX1DATA10": null, "PCIE_PIPERX1DATA11": null, "PCIE_PIPERX1DATA12": null, "PCIE_PIPERX1DATA13": null, "PCIE_PIPERX1DATA14": null, "PCIE_PIPERX1DATA15": null, "PCIE_PIPERX1ELECIDLE": null, "PCIE_PIPERX1PHYSTATUS": null, "PCIE_PIPERX1POLARITY": null, "PCIE_PIPERX1STATUS0": null, "PCIE_PIPERX1STATUS1": null, "PCIE_PIPERX1STATUS2": null, "PCIE_PIPERX1VALID": null, "PCIE_PIPERX2CHANISALIGNED": null, "PCIE_PIPERX2CHARISK0": null, "PCIE_PIPERX2CHARISK1": null, "PCIE_PIPERX2DATA0": null, "PCIE_PIPERX2DATA1": null, "PCIE_PIPERX2DATA2": null, "PCIE_PIPERX2DATA3": null, "PCIE_PIPERX2DATA4": null, "PCIE_PIPERX2DATA5": null, "PCIE_PIPERX2DATA6": null, "PCIE_PIPERX2DATA7": null, "PCIE_PIPERX2DATA8": null, "PCIE_PIPERX2DATA9": null, "PCIE_PIPERX2DATA10": null, "PCIE_PIPERX2DATA11": null, "PCIE_PIPERX2DATA12": null, "PCIE_PIPERX2DATA13": null, "PCIE_PIPERX2DATA14": null, "PCIE_PIPERX2DATA15": null, "PCIE_PIPERX2ELECIDLE": null, "PCIE_PIPERX2PHYSTATUS": null, "PCIE_PIPERX2POLARITY": null, "PCIE_PIPERX2STATUS0": null, "PCIE_PIPERX2STATUS1": null, "PCIE_PIPERX2STATUS2": null, "PCIE_PIPERX2VALID": null, "PCIE_PIPERX3CHANISALIGNED": null, "PCIE_PIPERX3CHARISK0": null, "PCIE_PIPERX3CHARISK1": null, "PCIE_PIPERX3DATA0": null, "PCIE_PIPERX3DATA1": null, "PCIE_PIPERX3DATA2": null, "PCIE_PIPERX3DATA3": null, "PCIE_PIPERX3DATA4": null, "PCIE_PIPERX3DATA5": null, "PCIE_PIPERX3DATA6": null, "PCIE_PIPERX3DATA7": null, "PCIE_PIPERX3DATA8": null, "PCIE_PIPERX3DATA9": null, "PCIE_PIPERX3DATA10": null, "PCIE_PIPERX3DATA11": null, "PCIE_PIPERX3DATA12": null, "PCIE_PIPERX3DATA13": null, "PCIE_PIPERX3DATA14": null, "PCIE_PIPERX3DATA15": null, "PCIE_PIPERX3ELECIDLE": null, "PCIE_PIPERX3PHYSTATUS": null, "PCIE_PIPERX3POLARITY": null, "PCIE_PIPERX3STATUS0": null, "PCIE_PIPERX3STATUS1": null, "PCIE_PIPERX3STATUS2": null, "PCIE_PIPERX3VALID": null, "PCIE_PIPERX4CHANISALIGNED": null, "PCIE_PIPERX4CHARISK0": null, "PCIE_PIPERX4CHARISK1": null, "PCIE_PIPERX4DATA0": null, "PCIE_PIPERX4DATA1": null, "PCIE_PIPERX4DATA2": null, "PCIE_PIPERX4DATA3": null, "PCIE_PIPERX4DATA4": null, "PCIE_PIPERX4DATA5": null, "PCIE_PIPERX4DATA6": null, "PCIE_PIPERX4DATA7": null, "PCIE_PIPERX4DATA8": null, "PCIE_PIPERX4DATA9": null, "PCIE_PIPERX4DATA10": null, "PCIE_PIPERX4DATA11": null, "PCIE_PIPERX4DATA12": null, "PCIE_PIPERX4DATA13": null, "PCIE_PIPERX4DATA14": null, "PCIE_PIPERX4DATA15": null, "PCIE_PIPERX4ELECIDLE": null, "PCIE_PIPERX4PHYSTATUS": null, "PCIE_PIPERX4POLARITY": null, "PCIE_PIPERX4STATUS0": null, "PCIE_PIPERX4STATUS1": null, "PCIE_PIPERX4STATUS2": null, "PCIE_PIPERX4VALID": null, "PCIE_PIPERX5CHANISALIGNED": null, "PCIE_PIPERX5CHARISK0": null, "PCIE_PIPERX5CHARISK1": null, "PCIE_PIPERX5DATA0": null, "PCIE_PIPERX5DATA1": null, "PCIE_PIPERX5DATA2": null, "PCIE_PIPERX5DATA3": null, "PCIE_PIPERX5DATA4": null, "PCIE_PIPERX5DATA5": null, "PCIE_PIPERX5DATA6": null, "PCIE_PIPERX5DATA7": null, "PCIE_PIPERX5DATA8": null, "PCIE_PIPERX5DATA9": null, "PCIE_PIPERX5DATA10": null, "PCIE_PIPERX5DATA11": null, "PCIE_PIPERX5DATA12": null, "PCIE_PIPERX5DATA13": null, "PCIE_PIPERX5DATA14": null, "PCIE_PIPERX5DATA15": null, "PCIE_PIPERX5ELECIDLE": null, "PCIE_PIPERX5PHYSTATUS": null, "PCIE_PIPERX5POLARITY": null, "PCIE_PIPERX5STATUS0": null, "PCIE_PIPERX5STATUS1": null, "PCIE_PIPERX5STATUS2": null, "PCIE_PIPERX5VALID": null, "PCIE_PIPERX6CHANISALIGNED": null, "PCIE_PIPERX6CHARISK0": null, "PCIE_PIPERX6CHARISK1": null, "PCIE_PIPERX6DATA0": null, "PCIE_PIPERX6DATA1": null, "PCIE_PIPERX6DATA2": null, "PCIE_PIPERX6DATA3": null, "PCIE_PIPERX6DATA4": null, "PCIE_PIPERX6DATA5": null, "PCIE_PIPERX6DATA6": null, "PCIE_PIPERX6DATA7": null, "PCIE_PIPERX6DATA8": null, "PCIE_PIPERX6DATA9": null, "PCIE_PIPERX6DATA10": null, "PCIE_PIPERX6DATA11": null, "PCIE_PIPERX6DATA12": null, "PCIE_PIPERX6DATA13": null, "PCIE_PIPERX6DATA14": null, "PCIE_PIPERX6DATA15": null, "PCIE_PIPERX6ELECIDLE": null, "PCIE_PIPERX6PHYSTATUS": null, "PCIE_PIPERX6POLARITY": null, "PCIE_PIPERX6STATUS0": null, "PCIE_PIPERX6STATUS1": null, "PCIE_PIPERX6STATUS2": null, "PCIE_PIPERX6VALID": null, "PCIE_PIPERX7CHANISALIGNED": null, "PCIE_PIPERX7CHARISK0": null, "PCIE_PIPERX7CHARISK1": null, "PCIE_PIPERX7DATA0": null, "PCIE_PIPERX7DATA1": null, "PCIE_PIPERX7DATA2": null, "PCIE_PIPERX7DATA3": null, "PCIE_PIPERX7DATA4": null, "PCIE_PIPERX7DATA5": null, "PCIE_PIPERX7DATA6": null, "PCIE_PIPERX7DATA7": null, "PCIE_PIPERX7DATA8": null, "PCIE_PIPERX7DATA9": null, "PCIE_PIPERX7DATA10": null, "PCIE_PIPERX7DATA11": null, "PCIE_PIPERX7DATA12": null, "PCIE_PIPERX7DATA13": null, "PCIE_PIPERX7DATA14": null, "PCIE_PIPERX7DATA15": null, "PCIE_PIPERX7ELECIDLE": null, "PCIE_PIPERX7PHYSTATUS": null, "PCIE_PIPERX7POLARITY": null, "PCIE_PIPERX7STATUS0": null, "PCIE_PIPERX7STATUS1": null, "PCIE_PIPERX7STATUS2": null, "PCIE_PIPERX7VALID": null, "PCIE_PIPETX0CHARISK0": null, "PCIE_PIPETX0CHARISK1": null, "PCIE_PIPETX0COMPLIANCE": null, "PCIE_PIPETX0DATA0": null, "PCIE_PIPETX0DATA1": null, "PCIE_PIPETX0DATA2": null, "PCIE_PIPETX0DATA3": null, "PCIE_PIPETX0DATA4": null, "PCIE_PIPETX0DATA5": null, "PCIE_PIPETX0DATA6": null, "PCIE_PIPETX0DATA7": null, "PCIE_PIPETX0DATA8": null, "PCIE_PIPETX0DATA9": null, "PCIE_PIPETX0DATA10": null, "PCIE_PIPETX0DATA11": null, "PCIE_PIPETX0DATA12": null, "PCIE_PIPETX0DATA13": null, "PCIE_PIPETX0DATA14": null, "PCIE_PIPETX0DATA15": null, "PCIE_PIPETX0ELECIDLE": null, "PCIE_PIPETX0POWERDOWN0": null, "PCIE_PIPETX0POWERDOWN1": null, "PCIE_PIPETX1CHARISK0": null, "PCIE_PIPETX1CHARISK1": null, "PCIE_PIPETX1COMPLIANCE": null, "PCIE_PIPETX1DATA0": null, "PCIE_PIPETX1DATA1": null, "PCIE_PIPETX1DATA2": null, "PCIE_PIPETX1DATA3": null, "PCIE_PIPETX1DATA4": null, "PCIE_PIPETX1DATA5": null, "PCIE_PIPETX1DATA6": null, "PCIE_PIPETX1DATA7": null, "PCIE_PIPETX1DATA8": null, "PCIE_PIPETX1DATA9": null, "PCIE_PIPETX1DATA10": null, "PCIE_PIPETX1DATA11": null, "PCIE_PIPETX1DATA12": null, "PCIE_PIPETX1DATA13": null, "PCIE_PIPETX1DATA14": null, "PCIE_PIPETX1DATA15": null, "PCIE_PIPETX1ELECIDLE": null, "PCIE_PIPETX1POWERDOWN0": null, "PCIE_PIPETX1POWERDOWN1": null, "PCIE_PIPETX2CHARISK0": null, "PCIE_PIPETX2CHARISK1": null, "PCIE_PIPETX2COMPLIANCE": null, "PCIE_PIPETX2DATA0": null, "PCIE_PIPETX2DATA1": null, "PCIE_PIPETX2DATA2": null, "PCIE_PIPETX2DATA3": null, "PCIE_PIPETX2DATA4": null, "PCIE_PIPETX2DATA5": null, "PCIE_PIPETX2DATA6": null, "PCIE_PIPETX2DATA7": null, "PCIE_PIPETX2DATA8": null, "PCIE_PIPETX2DATA9": null, "PCIE_PIPETX2DATA10": null, "PCIE_PIPETX2DATA11": null, "PCIE_PIPETX2DATA12": null, "PCIE_PIPETX2DATA13": null, "PCIE_PIPETX2DATA14": null, "PCIE_PIPETX2DATA15": null, "PCIE_PIPETX2ELECIDLE": null, "PCIE_PIPETX2POWERDOWN0": null, "PCIE_PIPETX2POWERDOWN1": null, "PCIE_PIPETX3CHARISK0": null, "PCIE_PIPETX3CHARISK1": null, "PCIE_PIPETX3COMPLIANCE": null, "PCIE_PIPETX3DATA0": null, "PCIE_PIPETX3DATA1": null, "PCIE_PIPETX3DATA2": null, "PCIE_PIPETX3DATA3": null, "PCIE_PIPETX3DATA4": null, "PCIE_PIPETX3DATA5": null, "PCIE_PIPETX3DATA6": null, "PCIE_PIPETX3DATA7": null, "PCIE_PIPETX3DATA8": null, "PCIE_PIPETX3DATA9": null, "PCIE_PIPETX3DATA10": null, "PCIE_PIPETX3DATA11": null, "PCIE_PIPETX3DATA12": null, "PCIE_PIPETX3DATA13": null, "PCIE_PIPETX3DATA14": null, "PCIE_PIPETX3DATA15": null, "PCIE_PIPETX3ELECIDLE": null, "PCIE_PIPETX3POWERDOWN0": null, "PCIE_PIPETX3POWERDOWN1": null, "PCIE_PIPETX4CHARISK0": null, "PCIE_PIPETX4CHARISK1": null, "PCIE_PIPETX4COMPLIANCE": null, "PCIE_PIPETX4DATA0": null, "PCIE_PIPETX4DATA1": null, "PCIE_PIPETX4DATA2": null, "PCIE_PIPETX4DATA3": null, "PCIE_PIPETX4DATA4": null, "PCIE_PIPETX4DATA5": null, "PCIE_PIPETX4DATA6": null, "PCIE_PIPETX4DATA7": null, "PCIE_PIPETX4DATA8": null, "PCIE_PIPETX4DATA9": null, "PCIE_PIPETX4DATA10": null, "PCIE_PIPETX4DATA11": null, "PCIE_PIPETX4DATA12": null, "PCIE_PIPETX4DATA13": null, "PCIE_PIPETX4DATA14": null, "PCIE_PIPETX4DATA15": null, "PCIE_PIPETX4ELECIDLE": null, "PCIE_PIPETX4POWERDOWN0": null, "PCIE_PIPETX4POWERDOWN1": null, "PCIE_PIPETX5CHARISK0": null, "PCIE_PIPETX5CHARISK1": null, "PCIE_PIPETX5COMPLIANCE": null, "PCIE_PIPETX5DATA0": null, "PCIE_PIPETX5DATA1": null, "PCIE_PIPETX5DATA2": null, "PCIE_PIPETX5DATA3": null, "PCIE_PIPETX5DATA4": null, "PCIE_PIPETX5DATA5": null, "PCIE_PIPETX5DATA6": null, "PCIE_PIPETX5DATA7": null, "PCIE_PIPETX5DATA8": null, "PCIE_PIPETX5DATA9": null, "PCIE_PIPETX5DATA10": null, "PCIE_PIPETX5DATA11": null, "PCIE_PIPETX5DATA12": null, "PCIE_PIPETX5DATA13": null, "PCIE_PIPETX5DATA14": null, "PCIE_PIPETX5DATA15": null, "PCIE_PIPETX5ELECIDLE": null, "PCIE_PIPETX5POWERDOWN0": null, "PCIE_PIPETX5POWERDOWN1": null, "PCIE_PIPETX6CHARISK0": null, "PCIE_PIPETX6CHARISK1": null, "PCIE_PIPETX6COMPLIANCE": null, "PCIE_PIPETX6DATA0": null, "PCIE_PIPETX6DATA1": null, "PCIE_PIPETX6DATA2": null, "PCIE_PIPETX6DATA3": null, "PCIE_PIPETX6DATA4": null, "PCIE_PIPETX6DATA5": null, "PCIE_PIPETX6DATA6": null, "PCIE_PIPETX6DATA7": null, "PCIE_PIPETX6DATA8": null, "PCIE_PIPETX6DATA9": null, "PCIE_PIPETX6DATA10": null, "PCIE_PIPETX6DATA11": null, "PCIE_PIPETX6DATA12": null, "PCIE_PIPETX6DATA13": null, "PCIE_PIPETX6DATA14": null, "PCIE_PIPETX6DATA15": null, "PCIE_PIPETX6ELECIDLE": null, "PCIE_PIPETX6POWERDOWN0": null, "PCIE_PIPETX6POWERDOWN1": null, "PCIE_PIPETX7CHARISK0": null, "PCIE_PIPETX7CHARISK1": null, "PCIE_PIPETX7COMPLIANCE": null, "PCIE_PIPETX7DATA0": null, "PCIE_PIPETX7DATA1": null, "PCIE_PIPETX7DATA2": null, "PCIE_PIPETX7DATA3": null, "PCIE_PIPETX7DATA4": null, "PCIE_PIPETX7DATA5": null, "PCIE_PIPETX7DATA6": null, "PCIE_PIPETX7DATA7": null, "PCIE_PIPETX7DATA8": null, "PCIE_PIPETX7DATA9": null, "PCIE_PIPETX7DATA10": null, "PCIE_PIPETX7DATA11": null, "PCIE_PIPETX7DATA12": null, "PCIE_PIPETX7DATA13": null, "PCIE_PIPETX7DATA14": null, "PCIE_PIPETX7DATA15": null, "PCIE_PIPETX7ELECIDLE": null, "PCIE_PIPETX7POWERDOWN0": null, "PCIE_PIPETX7POWERDOWN1": null, "PCIE_PIPETXDEEMPH": null, "PCIE_PIPETXMARGIN0": null, "PCIE_PIPETXMARGIN1": null, "PCIE_PIPETXMARGIN2": null, "PCIE_PIPETXRATE": null, "PCIE_PIPETXRCVRDET": null, "PCIE_PIPETXRESET": null, "PCIE_PL2DIRECTEDLSTATE0": null, "PCIE_PL2DIRECTEDLSTATE1": null, "PCIE_PL2DIRECTEDLSTATE2": null, "PCIE_PL2DIRECTEDLSTATE3": null, "PCIE_PL2DIRECTEDLSTATE4": null, "PCIE_PL2L0REQ": null, "PCIE_PL2LINKUP": null, "PCIE_PL2RECEIVERERR": null, "PCIE_PL2RECOVERY": null, "PCIE_PL2RXELECIDLE": null, "PCIE_PL2RXPMSTATE0": null, "PCIE_PL2RXPMSTATE1": null, "PCIE_PL2SUSPENDOK": null, "PCIE_PLDBGMODE0": null, "PCIE_PLDBGMODE1": null, "PCIE_PLDBGMODE2": null, "PCIE_PLDBGVEC0": null, "PCIE_PLDBGVEC1": null, "PCIE_PLDBGVEC2": null, "PCIE_PLDBGVEC3": null, "PCIE_PLDBGVEC4": null, "PCIE_PLDBGVEC5": null, "PCIE_PLDBGVEC6": null, "PCIE_PLDBGVEC7": null, "PCIE_PLDBGVEC8": null, "PCIE_PLDBGVEC9": null, "PCIE_PLDBGVEC10": null, "PCIE_PLDBGVEC11": null, "PCIE_PLDIRECTEDCHANGEDONE": null, "PCIE_PLDIRECTEDLINKAUTON": null, "PCIE_PLDIRECTEDLINKCHANGE0": null, "PCIE_PLDIRECTEDLINKCHANGE1": null, "PCIE_PLDIRECTEDLINKSPEED": null, "PCIE_PLDIRECTEDLINKWIDTH0": null, "PCIE_PLDIRECTEDLINKWIDTH1": null, "PCIE_PLDIRECTEDLTSSMNEW0": null, "PCIE_PLDIRECTEDLTSSMNEW1": null, "PCIE_PLDIRECTEDLTSSMNEW2": null, "PCIE_PLDIRECTEDLTSSMNEW3": null, "PCIE_PLDIRECTEDLTSSMNEW4": null, "PCIE_PLDIRECTEDLTSSMNEW5": null, "PCIE_PLDIRECTEDLTSSMNEWVLD": null, "PCIE_PLDIRECTEDLTSSMSTALL": null, "PCIE_PLDOWNSTREAMDEEMPHSOURCE": null, "PCIE_PLINITIALLINKWIDTH0": null, "PCIE_PLINITIALLINKWIDTH1": null, "PCIE_PLINITIALLINKWIDTH2": null, "PCIE_PLLANEREVERSALMODE0": null, "PCIE_PLLANEREVERSALMODE1": null, "PCIE_PLLINKGEN2CAP": null, "PCIE_PLLINKPARTNERGEN2SUPPORTED": null, "PCIE_PLLINKUPCFGCAP": null, "PCIE_PLLTSSMSTATE0": null, "PCIE_PLLTSSMSTATE1": null, "PCIE_PLLTSSMSTATE2": null, "PCIE_PLLTSSMSTATE3": null, "PCIE_PLLTSSMSTATE4": null, "PCIE_PLLTSSMSTATE5": null, "PCIE_PLPHYLNKUPN": null, "PCIE_PLRECEIVEDHOTRST": null, "PCIE_PLRSTN": null, "PCIE_PLRXPMSTATE0": null, "PCIE_PLRXPMSTATE1": null, "PCIE_PLSELLNKRATE": null, "PCIE_PLSELLNKWIDTH0": null, "PCIE_PLSELLNKWIDTH1": null, "PCIE_PLTRANSMITHOTRST": null, "PCIE_PLTXPMSTATE0": null, "PCIE_PLTXPMSTATE1": null, "PCIE_PLTXPMSTATE2": null, "PCIE_PLUPSTREAMPREFERDEEMPH": null, "PCIE_PMVDIVIDE0": null, "PCIE_PMVDIVIDE1": null, "PCIE_PMVENABLEN": null, "PCIE_PMVOUT": null, "PCIE_PMVSELECT0": null, "PCIE_PMVSELECT1": null, "PCIE_PMVSELECT2": null, "PCIE_RECEIVEDFUNCLVLRSTN": null, "PCIE_SCANENABLEN": null, "PCIE_SCANMODEN": null, "PCIE_SE2A0_0": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_1": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_2": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_3": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_4": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_5": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_6": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_7": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_8": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_9": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_10": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_11": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_12": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_13": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_14": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_15": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_16": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_17": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_18": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A0_19": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_0": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_1": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_2": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_3": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_4": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_5": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_6": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_7": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_8": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_9": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_10": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_11": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_12": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_13": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_14": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_15": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_16": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_17": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_18": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A1_19": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_0": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_1": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_2": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_3": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_4": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_5": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_6": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_7": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_8": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_9": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_10": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_11": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_12": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_13": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_14": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_15": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_16": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_17": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_18": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A2_19": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_0": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_1": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_2": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_3": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_4": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_5": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_6": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_7": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_8": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_9": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_10": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_11": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_12": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_13": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_14": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_15": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_16": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_17": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_18": { "cap": "64.166", "res": "487.600" }, "PCIE_SE2A3_19": { "cap": "64.166", "res": "487.600" }, "PCIE_SE4BEG0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4BEG3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SE4C3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SW2A0_0": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_1": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_2": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_3": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_4": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_5": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_6": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_7": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_8": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_9": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_10": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_11": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_12": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_13": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_14": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_15": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_16": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_17": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_18": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A0_19": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_0": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_1": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_2": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_3": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_4": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_5": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_6": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_7": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_8": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_9": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_10": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_11": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_12": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_13": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_14": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_15": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_16": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_17": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_18": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A1_19": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_0": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_1": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_2": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_3": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_4": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_5": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_6": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_7": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_8": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_9": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_10": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_11": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_12": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_13": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_14": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_15": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_16": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_17": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_18": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A2_19": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_0": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_1": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_2": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_3": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_4": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_5": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_6": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_7": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_8": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_9": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_10": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_11": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_12": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_13": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_14": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_15": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_16": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_17": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_18": { "cap": "64.166", "res": "487.600" }, "PCIE_SW2A3_19": { "cap": "64.166", "res": "487.600" }, "PCIE_SW4A0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4A3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_SW4END3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_SYSRSTN": null, "PCIE_TL2ASPMSUSPENDCREDITCHECK": null, "PCIE_TL2ASPMSUSPENDCREDITCHECKOK": null, "PCIE_TL2ASPMSUSPENDREQ": null, "PCIE_TL2ERRFCPE": null, "PCIE_TL2ERRHDR0": null, "PCIE_TL2ERRHDR1": null, "PCIE_TL2ERRHDR2": null, "PCIE_TL2ERRHDR3": null, "PCIE_TL2ERRHDR4": null, "PCIE_TL2ERRHDR5": null, "PCIE_TL2ERRHDR6": null, "PCIE_TL2ERRHDR7": null, "PCIE_TL2ERRHDR8": null, "PCIE_TL2ERRHDR9": null, "PCIE_TL2ERRHDR10": null, "PCIE_TL2ERRHDR11": null, "PCIE_TL2ERRHDR12": null, "PCIE_TL2ERRHDR13": null, "PCIE_TL2ERRHDR14": null, "PCIE_TL2ERRHDR15": null, "PCIE_TL2ERRHDR16": null, "PCIE_TL2ERRHDR17": null, "PCIE_TL2ERRHDR18": null, "PCIE_TL2ERRHDR19": null, "PCIE_TL2ERRHDR20": null, "PCIE_TL2ERRHDR21": null, "PCIE_TL2ERRHDR22": null, "PCIE_TL2ERRHDR23": null, "PCIE_TL2ERRHDR24": null, "PCIE_TL2ERRHDR25": null, "PCIE_TL2ERRHDR26": null, "PCIE_TL2ERRHDR27": null, "PCIE_TL2ERRHDR28": null, "PCIE_TL2ERRHDR29": null, "PCIE_TL2ERRHDR30": null, "PCIE_TL2ERRHDR31": null, "PCIE_TL2ERRHDR32": null, "PCIE_TL2ERRHDR33": null, "PCIE_TL2ERRHDR34": null, "PCIE_TL2ERRHDR35": null, "PCIE_TL2ERRHDR36": null, "PCIE_TL2ERRHDR37": null, "PCIE_TL2ERRHDR38": null, "PCIE_TL2ERRHDR39": null, "PCIE_TL2ERRHDR40": null, "PCIE_TL2ERRHDR41": null, "PCIE_TL2ERRHDR42": null, "PCIE_TL2ERRHDR43": null, "PCIE_TL2ERRHDR44": null, "PCIE_TL2ERRHDR45": null, "PCIE_TL2ERRHDR46": null, "PCIE_TL2ERRHDR47": null, "PCIE_TL2ERRHDR48": null, "PCIE_TL2ERRHDR49": null, "PCIE_TL2ERRHDR50": null, "PCIE_TL2ERRHDR51": null, "PCIE_TL2ERRHDR52": null, "PCIE_TL2ERRHDR53": null, "PCIE_TL2ERRHDR54": null, "PCIE_TL2ERRHDR55": null, "PCIE_TL2ERRHDR56": null, "PCIE_TL2ERRHDR57": null, "PCIE_TL2ERRHDR58": null, "PCIE_TL2ERRHDR59": null, "PCIE_TL2ERRHDR60": null, "PCIE_TL2ERRHDR61": null, "PCIE_TL2ERRHDR62": null, "PCIE_TL2ERRHDR63": null, "PCIE_TL2ERRMALFORMED": null, "PCIE_TL2ERRRXOVERFLOW": null, "PCIE_TL2PPMSUSPENDOK": null, "PCIE_TL2PPMSUSPENDREQ": null, "PCIE_TLRSTN": null, "PCIE_TRNFCCPLD0": null, "PCIE_TRNFCCPLD1": null, "PCIE_TRNFCCPLD2": null, "PCIE_TRNFCCPLD3": null, "PCIE_TRNFCCPLD4": null, "PCIE_TRNFCCPLD5": null, "PCIE_TRNFCCPLD6": null, "PCIE_TRNFCCPLD7": null, "PCIE_TRNFCCPLD8": null, "PCIE_TRNFCCPLD9": null, "PCIE_TRNFCCPLD10": null, "PCIE_TRNFCCPLD11": null, "PCIE_TRNFCCPLH0": null, "PCIE_TRNFCCPLH1": null, "PCIE_TRNFCCPLH2": null, "PCIE_TRNFCCPLH3": null, "PCIE_TRNFCCPLH4": null, "PCIE_TRNFCCPLH5": null, "PCIE_TRNFCCPLH6": null, "PCIE_TRNFCCPLH7": null, "PCIE_TRNFCNPD0": null, "PCIE_TRNFCNPD1": null, "PCIE_TRNFCNPD2": null, "PCIE_TRNFCNPD3": null, "PCIE_TRNFCNPD4": null, "PCIE_TRNFCNPD5": null, "PCIE_TRNFCNPD6": null, "PCIE_TRNFCNPD7": null, "PCIE_TRNFCNPD8": null, "PCIE_TRNFCNPD9": null, "PCIE_TRNFCNPD10": null, "PCIE_TRNFCNPD11": null, "PCIE_TRNFCNPH0": null, "PCIE_TRNFCNPH1": null, "PCIE_TRNFCNPH2": null, "PCIE_TRNFCNPH3": null, "PCIE_TRNFCNPH4": null, "PCIE_TRNFCNPH5": null, "PCIE_TRNFCNPH6": null, "PCIE_TRNFCNPH7": null, "PCIE_TRNFCPD0": null, "PCIE_TRNFCPD1": null, "PCIE_TRNFCPD2": null, "PCIE_TRNFCPD3": null, "PCIE_TRNFCPD4": null, "PCIE_TRNFCPD5": null, "PCIE_TRNFCPD6": null, "PCIE_TRNFCPD7": null, "PCIE_TRNFCPD8": null, "PCIE_TRNFCPD9": null, "PCIE_TRNFCPD10": null, "PCIE_TRNFCPD11": null, "PCIE_TRNFCPH0": null, "PCIE_TRNFCPH1": null, "PCIE_TRNFCPH2": null, "PCIE_TRNFCPH3": null, "PCIE_TRNFCPH4": null, "PCIE_TRNFCPH5": null, "PCIE_TRNFCPH6": null, "PCIE_TRNFCPH7": null, "PCIE_TRNFCSEL0": null, "PCIE_TRNFCSEL1": null, "PCIE_TRNFCSEL2": null, "PCIE_TRNLNKUP": null, "PCIE_TRNRBARHIT0": null, "PCIE_TRNRBARHIT1": null, "PCIE_TRNRBARHIT2": null, "PCIE_TRNRBARHIT3": null, "PCIE_TRNRBARHIT4": null, "PCIE_TRNRBARHIT5": null, "PCIE_TRNRBARHIT6": null, "PCIE_TRNRBARHIT7": null, "PCIE_TRNRD0": null, "PCIE_TRNRD1": null, "PCIE_TRNRD2": null, "PCIE_TRNRD3": null, "PCIE_TRNRD4": null, "PCIE_TRNRD5": null, "PCIE_TRNRD6": null, "PCIE_TRNRD7": null, "PCIE_TRNRD8": null, "PCIE_TRNRD9": null, "PCIE_TRNRD10": null, "PCIE_TRNRD11": null, "PCIE_TRNRD12": null, "PCIE_TRNRD13": null, "PCIE_TRNRD14": null, "PCIE_TRNRD15": null, "PCIE_TRNRD16": null, "PCIE_TRNRD17": null, "PCIE_TRNRD18": null, "PCIE_TRNRD19": null, "PCIE_TRNRD20": null, "PCIE_TRNRD21": null, "PCIE_TRNRD22": null, "PCIE_TRNRD23": null, "PCIE_TRNRD24": null, "PCIE_TRNRD25": null, "PCIE_TRNRD26": null, "PCIE_TRNRD27": null, "PCIE_TRNRD28": null, "PCIE_TRNRD29": null, "PCIE_TRNRD30": null, "PCIE_TRNRD31": null, "PCIE_TRNRD32": null, "PCIE_TRNRD33": null, "PCIE_TRNRD34": null, "PCIE_TRNRD35": null, "PCIE_TRNRD36": null, "PCIE_TRNRD37": null, "PCIE_TRNRD38": null, "PCIE_TRNRD39": null, "PCIE_TRNRD40": null, "PCIE_TRNRD41": null, "PCIE_TRNRD42": null, "PCIE_TRNRD43": null, "PCIE_TRNRD44": null, "PCIE_TRNRD45": null, "PCIE_TRNRD46": null, "PCIE_TRNRD47": null, "PCIE_TRNRD48": null, "PCIE_TRNRD49": null, "PCIE_TRNRD50": null, "PCIE_TRNRD51": null, "PCIE_TRNRD52": null, "PCIE_TRNRD53": null, "PCIE_TRNRD54": null, "PCIE_TRNRD55": null, "PCIE_TRNRD56": null, "PCIE_TRNRD57": null, "PCIE_TRNRD58": null, "PCIE_TRNRD59": null, "PCIE_TRNRD60": null, "PCIE_TRNRD61": null, "PCIE_TRNRD62": null, "PCIE_TRNRD63": null, "PCIE_TRNRD64": null, "PCIE_TRNRD65": null, "PCIE_TRNRD66": null, "PCIE_TRNRD67": null, "PCIE_TRNRD68": null, "PCIE_TRNRD69": null, "PCIE_TRNRD70": null, "PCIE_TRNRD71": null, "PCIE_TRNRD72": null, "PCIE_TRNRD73": null, "PCIE_TRNRD74": null, "PCIE_TRNRD75": null, "PCIE_TRNRD76": null, "PCIE_TRNRD77": null, "PCIE_TRNRD78": null, "PCIE_TRNRD79": null, "PCIE_TRNRD80": null, "PCIE_TRNRD81": null, "PCIE_TRNRD82": null, "PCIE_TRNRD83": null, "PCIE_TRNRD84": null, "PCIE_TRNRD85": null, "PCIE_TRNRD86": null, "PCIE_TRNRD87": null, "PCIE_TRNRD88": null, "PCIE_TRNRD89": null, "PCIE_TRNRD90": null, "PCIE_TRNRD91": null, "PCIE_TRNRD92": null, "PCIE_TRNRD93": null, "PCIE_TRNRD94": null, "PCIE_TRNRD95": null, "PCIE_TRNRD96": null, "PCIE_TRNRD97": null, "PCIE_TRNRD98": null, "PCIE_TRNRD99": null, "PCIE_TRNRD100": null, "PCIE_TRNRD101": null, "PCIE_TRNRD102": null, "PCIE_TRNRD103": null, "PCIE_TRNRD104": null, "PCIE_TRNRD105": null, "PCIE_TRNRD106": null, "PCIE_TRNRD107": null, "PCIE_TRNRD108": null, "PCIE_TRNRD109": null, "PCIE_TRNRD110": null, "PCIE_TRNRD111": null, "PCIE_TRNRD112": null, "PCIE_TRNRD113": null, "PCIE_TRNRD114": null, "PCIE_TRNRD115": null, "PCIE_TRNRD116": null, "PCIE_TRNRD117": null, "PCIE_TRNRD118": null, "PCIE_TRNRD119": null, "PCIE_TRNRD120": null, "PCIE_TRNRD121": null, "PCIE_TRNRD122": null, "PCIE_TRNRD123": null, "PCIE_TRNRD124": null, "PCIE_TRNRD125": null, "PCIE_TRNRD126": null, "PCIE_TRNRD127": null, "PCIE_TRNRDLLPDATA0": null, "PCIE_TRNRDLLPDATA1": null, "PCIE_TRNRDLLPDATA2": null, "PCIE_TRNRDLLPDATA3": null, "PCIE_TRNRDLLPDATA4": null, "PCIE_TRNRDLLPDATA5": null, "PCIE_TRNRDLLPDATA6": null, "PCIE_TRNRDLLPDATA7": null, "PCIE_TRNRDLLPDATA8": null, "PCIE_TRNRDLLPDATA9": null, "PCIE_TRNRDLLPDATA10": null, "PCIE_TRNRDLLPDATA11": null, "PCIE_TRNRDLLPDATA12": null, "PCIE_TRNRDLLPDATA13": null, "PCIE_TRNRDLLPDATA14": null, "PCIE_TRNRDLLPDATA15": null, "PCIE_TRNRDLLPDATA16": null, "PCIE_TRNRDLLPDATA17": null, "PCIE_TRNRDLLPDATA18": null, "PCIE_TRNRDLLPDATA19": null, "PCIE_TRNRDLLPDATA20": null, "PCIE_TRNRDLLPDATA21": null, "PCIE_TRNRDLLPDATA22": null, "PCIE_TRNRDLLPDATA23": null, "PCIE_TRNRDLLPDATA24": null, "PCIE_TRNRDLLPDATA25": null, "PCIE_TRNRDLLPDATA26": null, "PCIE_TRNRDLLPDATA27": null, "PCIE_TRNRDLLPDATA28": null, "PCIE_TRNRDLLPDATA29": null, "PCIE_TRNRDLLPDATA30": null, "PCIE_TRNRDLLPDATA31": null, "PCIE_TRNRDLLPDATA32": null, "PCIE_TRNRDLLPDATA33": null, "PCIE_TRNRDLLPDATA34": null, "PCIE_TRNRDLLPDATA35": null, "PCIE_TRNRDLLPDATA36": null, "PCIE_TRNRDLLPDATA37": null, "PCIE_TRNRDLLPDATA38": null, "PCIE_TRNRDLLPDATA39": null, "PCIE_TRNRDLLPDATA40": null, "PCIE_TRNRDLLPDATA41": null, "PCIE_TRNRDLLPDATA42": null, "PCIE_TRNRDLLPDATA43": null, "PCIE_TRNRDLLPDATA44": null, "PCIE_TRNRDLLPDATA45": null, "PCIE_TRNRDLLPDATA46": null, "PCIE_TRNRDLLPDATA47": null, "PCIE_TRNRDLLPDATA48": null, "PCIE_TRNRDLLPDATA49": null, "PCIE_TRNRDLLPDATA50": null, "PCIE_TRNRDLLPDATA51": null, "PCIE_TRNRDLLPDATA52": null, "PCIE_TRNRDLLPDATA53": null, "PCIE_TRNRDLLPDATA54": null, "PCIE_TRNRDLLPDATA55": null, "PCIE_TRNRDLLPDATA56": null, "PCIE_TRNRDLLPDATA57": null, "PCIE_TRNRDLLPDATA58": null, "PCIE_TRNRDLLPDATA59": null, "PCIE_TRNRDLLPDATA60": null, "PCIE_TRNRDLLPDATA61": null, "PCIE_TRNRDLLPDATA62": null, "PCIE_TRNRDLLPDATA63": null, "PCIE_TRNRDLLPSRCRDY0": null, "PCIE_TRNRDLLPSRCRDY1": null, "PCIE_TRNRDSTRDY": null, "PCIE_TRNRECRCERR": null, "PCIE_TRNREOF": null, "PCIE_TRNRERRFWD": null, "PCIE_TRNRFCPRET": null, "PCIE_TRNRNPOK": null, "PCIE_TRNRNPREQ": null, "PCIE_TRNRREM0": null, "PCIE_TRNRREM1": null, "PCIE_TRNRSOF": null, "PCIE_TRNRSRCDSC": null, "PCIE_TRNRSRCRDY": null, "PCIE_TRNTBUFAV0": null, "PCIE_TRNTBUFAV1": null, "PCIE_TRNTBUFAV2": null, "PCIE_TRNTBUFAV3": null, "PCIE_TRNTBUFAV4": null, "PCIE_TRNTBUFAV5": null, "PCIE_TRNTCFGGNT": null, "PCIE_TRNTCFGREQ": null, "PCIE_TRNTD0": null, "PCIE_TRNTD1": null, "PCIE_TRNTD2": null, "PCIE_TRNTD3": null, "PCIE_TRNTD4": null, "PCIE_TRNTD5": null, "PCIE_TRNTD6": null, "PCIE_TRNTD7": null, "PCIE_TRNTD8": null, "PCIE_TRNTD9": null, "PCIE_TRNTD10": null, "PCIE_TRNTD11": null, "PCIE_TRNTD12": null, "PCIE_TRNTD13": null, "PCIE_TRNTD14": null, "PCIE_TRNTD15": null, "PCIE_TRNTD16": null, "PCIE_TRNTD17": null, "PCIE_TRNTD18": null, "PCIE_TRNTD19": null, "PCIE_TRNTD20": null, "PCIE_TRNTD21": null, "PCIE_TRNTD22": null, "PCIE_TRNTD23": null, "PCIE_TRNTD24": null, "PCIE_TRNTD25": null, "PCIE_TRNTD26": null, "PCIE_TRNTD27": null, "PCIE_TRNTD28": null, "PCIE_TRNTD29": null, "PCIE_TRNTD30": null, "PCIE_TRNTD31": null, "PCIE_TRNTD32": null, "PCIE_TRNTD33": null, "PCIE_TRNTD34": null, "PCIE_TRNTD35": null, "PCIE_TRNTD36": null, "PCIE_TRNTD37": null, "PCIE_TRNTD38": null, "PCIE_TRNTD39": null, "PCIE_TRNTD40": null, "PCIE_TRNTD41": null, "PCIE_TRNTD42": null, "PCIE_TRNTD43": null, "PCIE_TRNTD44": null, "PCIE_TRNTD45": null, "PCIE_TRNTD46": null, "PCIE_TRNTD47": null, "PCIE_TRNTD48": null, "PCIE_TRNTD49": null, "PCIE_TRNTD50": null, "PCIE_TRNTD51": null, "PCIE_TRNTD52": null, "PCIE_TRNTD53": null, "PCIE_TRNTD54": null, "PCIE_TRNTD55": null, "PCIE_TRNTD56": null, "PCIE_TRNTD57": null, "PCIE_TRNTD58": null, "PCIE_TRNTD59": null, "PCIE_TRNTD60": null, "PCIE_TRNTD61": null, "PCIE_TRNTD62": null, "PCIE_TRNTD63": null, "PCIE_TRNTD64": null, "PCIE_TRNTD65": null, "PCIE_TRNTD66": null, "PCIE_TRNTD67": null, "PCIE_TRNTD68": null, "PCIE_TRNTD69": null, "PCIE_TRNTD70": null, "PCIE_TRNTD71": null, "PCIE_TRNTD72": null, "PCIE_TRNTD73": null, "PCIE_TRNTD74": null, "PCIE_TRNTD75": null, "PCIE_TRNTD76": null, "PCIE_TRNTD77": null, "PCIE_TRNTD78": null, "PCIE_TRNTD79": null, "PCIE_TRNTD80": null, "PCIE_TRNTD81": null, "PCIE_TRNTD82": null, "PCIE_TRNTD83": null, "PCIE_TRNTD84": null, "PCIE_TRNTD85": null, "PCIE_TRNTD86": null, "PCIE_TRNTD87": null, "PCIE_TRNTD88": null, "PCIE_TRNTD89": null, "PCIE_TRNTD90": null, "PCIE_TRNTD91": null, "PCIE_TRNTD92": null, "PCIE_TRNTD93": null, "PCIE_TRNTD94": null, "PCIE_TRNTD95": null, "PCIE_TRNTD96": null, "PCIE_TRNTD97": null, "PCIE_TRNTD98": null, "PCIE_TRNTD99": null, "PCIE_TRNTD100": null, "PCIE_TRNTD101": null, "PCIE_TRNTD102": null, "PCIE_TRNTD103": null, "PCIE_TRNTD104": null, "PCIE_TRNTD105": null, "PCIE_TRNTD106": null, "PCIE_TRNTD107": null, "PCIE_TRNTD108": null, "PCIE_TRNTD109": null, "PCIE_TRNTD110": null, "PCIE_TRNTD111": null, "PCIE_TRNTD112": null, "PCIE_TRNTD113": null, "PCIE_TRNTD114": null, "PCIE_TRNTD115": null, "PCIE_TRNTD116": null, "PCIE_TRNTD117": null, "PCIE_TRNTD118": null, "PCIE_TRNTD119": null, "PCIE_TRNTD120": null, "PCIE_TRNTD121": null, "PCIE_TRNTD122": null, "PCIE_TRNTD123": null, "PCIE_TRNTD124": null, "PCIE_TRNTD125": null, "PCIE_TRNTD126": null, "PCIE_TRNTD127": null, "PCIE_TRNTDLLPDATA0": null, "PCIE_TRNTDLLPDATA1": null, "PCIE_TRNTDLLPDATA2": null, "PCIE_TRNTDLLPDATA3": null, "PCIE_TRNTDLLPDATA4": null, "PCIE_TRNTDLLPDATA5": null, "PCIE_TRNTDLLPDATA6": null, "PCIE_TRNTDLLPDATA7": null, "PCIE_TRNTDLLPDATA8": null, "PCIE_TRNTDLLPDATA9": null, "PCIE_TRNTDLLPDATA10": null, "PCIE_TRNTDLLPDATA11": null, "PCIE_TRNTDLLPDATA12": null, "PCIE_TRNTDLLPDATA13": null, "PCIE_TRNTDLLPDATA14": null, "PCIE_TRNTDLLPDATA15": null, "PCIE_TRNTDLLPDATA16": null, "PCIE_TRNTDLLPDATA17": null, "PCIE_TRNTDLLPDATA18": null, "PCIE_TRNTDLLPDATA19": null, "PCIE_TRNTDLLPDATA20": null, "PCIE_TRNTDLLPDATA21": null, "PCIE_TRNTDLLPDATA22": null, "PCIE_TRNTDLLPDATA23": null, "PCIE_TRNTDLLPDATA24": null, "PCIE_TRNTDLLPDATA25": null, "PCIE_TRNTDLLPDATA26": null, "PCIE_TRNTDLLPDATA27": null, "PCIE_TRNTDLLPDATA28": null, "PCIE_TRNTDLLPDATA29": null, "PCIE_TRNTDLLPDATA30": null, "PCIE_TRNTDLLPDATA31": null, "PCIE_TRNTDLLPDSTRDY": null, "PCIE_TRNTDLLPSRCRDY": null, "PCIE_TRNTDSTRDY0": null, "PCIE_TRNTDSTRDY1": null, "PCIE_TRNTDSTRDY2": null, "PCIE_TRNTDSTRDY3": null, "PCIE_TRNTECRCGEN": null, "PCIE_TRNTEOF": null, "PCIE_TRNTERRDROP": null, "PCIE_TRNTERRFWD": null, "PCIE_TRNTREM0": null, "PCIE_TRNTREM1": null, "PCIE_TRNTSOF": null, "PCIE_TRNTSRCDSC": null, "PCIE_TRNTSRCRDY": null, "PCIE_TRNTSTR": null, "PCIE_USERCLK": null, "PCIE_USERCLK2": null, "PCIE_USERCLKPREBUF": null, "PCIE_USERCLKPREBUFEN": null, "PCIE_USERRSTN": null, "PCIE_WL1END0_0": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_1": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_2": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_3": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_4": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_5": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_6": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_7": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_8": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_9": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_10": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_11": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_12": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_13": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_14": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_15": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_16": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_17": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_18": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END0_19": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_0": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_1": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_2": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_3": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_4": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_5": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_6": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_7": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_8": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_9": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_10": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_11": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_12": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_13": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_14": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_15": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_16": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_17": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_18": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END1_19": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_0": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_1": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_2": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_3": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_4": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_5": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_6": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_7": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_8": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_9": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_10": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_11": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_12": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_13": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_14": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_15": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_16": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_17": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_18": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END2_19": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_0": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_1": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_2": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_3": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_4": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_5": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_6": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_7": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_8": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_9": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_10": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_11": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_12": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_13": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_14": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_15": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_16": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_17": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_18": { "cap": "73.164", "res": "487.600" }, "PCIE_WL1END3_19": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_0": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_1": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_2": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_3": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_4": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_5": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_6": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_7": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_8": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_9": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_10": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_11": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_12": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_13": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_14": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_15": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_16": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_17": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_18": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END0_19": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_0": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_1": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_2": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_3": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_4": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_5": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_6": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_7": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_8": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_9": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_10": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_11": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_12": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_13": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_14": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_15": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_16": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_17": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_18": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END1_19": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_0": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_1": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_2": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_3": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_4": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_5": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_6": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_7": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_8": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_9": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_10": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_11": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_12": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_13": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_14": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_15": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_16": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_17": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_18": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END2_19": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_0": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_1": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_2": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_3": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_4": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_5": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_6": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_7": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_8": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_9": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_10": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_11": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_12": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_13": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_14": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_15": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_16": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_17": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_18": { "cap": "73.164", "res": "487.600" }, "PCIE_WR1END3_19": { "cap": "73.164", "res": "487.600" }, "PCIE_WW2A0_0": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_1": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_2": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_3": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_4": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_5": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_6": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_7": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_8": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_9": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_10": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_11": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_12": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_13": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_14": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_15": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_16": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_17": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_18": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A0_19": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_0": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_1": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_2": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_3": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_4": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_5": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_6": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_7": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_8": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_9": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_10": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_11": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_12": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_13": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_14": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_15": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_16": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_17": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_18": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A1_19": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_0": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_1": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_2": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_3": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_4": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_5": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_6": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_7": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_8": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_9": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_10": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_11": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_12": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_13": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_14": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_15": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_16": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_17": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_18": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A2_19": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_0": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_1": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_2": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_3": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_4": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_5": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_6": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_7": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_8": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_9": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_10": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_11": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_12": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_13": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_14": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_15": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_16": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_17": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_18": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2A3_19": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_0": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_1": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_2": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_3": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_4": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_5": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_6": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_7": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_8": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_9": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_10": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_11": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_12": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_13": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_14": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_15": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_16": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_17": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_18": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END0_19": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_0": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_1": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_2": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_3": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_4": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_5": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_6": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_7": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_8": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_9": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_10": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_11": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_12": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_13": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_14": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_15": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_16": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_17": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_18": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END1_19": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_0": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_1": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_2": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_3": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_4": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_5": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_6": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_7": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_8": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_9": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_10": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_11": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_12": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_13": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_14": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_15": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_16": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_17": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_18": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END2_19": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_0": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_1": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_2": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_3": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_4": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_5": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_6": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_7": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_8": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_9": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_10": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_11": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_12": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_13": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_14": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_15": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_16": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_17": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_18": { "cap": "64.166", "res": "487.600" }, "PCIE_WW2END3_19": { "cap": "64.166", "res": "487.600" }, "PCIE_WW4A0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4A3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4B3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4C3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END0_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END1_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END2_19": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_0": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_1": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_2": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_3": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_4": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_5": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_6": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_7": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_8": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_9": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_10": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_11": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_12": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_13": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_14": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_15": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_16": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_17": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_18": { "cap": "60.227", "res": "487.600" }, "PCIE_WW4END3_19": { "cap": "60.227", "res": "487.600" }, "PCIE_XILUNCONNOUT0": null, "PCIE_XILUNCONNOUT1": null, "PCIE_XILUNCONNOUT2": null, "PCIE_XILUNCONNOUT3": null, "PCIE_XILUNCONNOUT4": null, "PCIE_XILUNCONNOUT5": null, "PCIE_XILUNCONNOUT6": null, "PCIE_XILUNCONNOUT7": null, "PCIE_XILUNCONNOUT8": null, "PCIE_XILUNCONNOUT9": null, "PCIE_XILUNCONNOUT10": null, "PCIE_XILUNCONNOUT11": null, "PCIE_XILUNCONNOUT12": null, "PCIE_XILUNCONNOUT13": null, "PCIE_XILUNCONNOUT14": null, "PCIE_XILUNCONNOUT15": null, "PCIE_XILUNCONNOUT16": null, "PCIE_XILUNCONNOUT17": null, "PCIE_XILUNCONNOUT18": null, "PCIE_XILUNCONNOUT19": null, "PCIE_XILUNCONNOUT20": null, "PCIE_XILUNCONNOUT21": null, "PCIE_XILUNCONNOUT22": null, "PCIE_XILUNCONNOUT23": null, "PCIE_XILUNCONNOUT24": null, "PCIE_XILUNCONNOUT25": null, "PCIE_XILUNCONNOUT26": null, "PCIE_XILUNCONNOUT27": null, "PCIE_XILUNCONNOUT28": null, "PCIE_XILUNCONNOUT29": null, "PCIE_XILUNCONNOUT30": null, "PCIE_XILUNCONNOUT31": null, "PCIE_XILUNCONNOUT32": null, "PCIE_XILUNCONNOUT33": null, "PCIE_XILUNCONNOUT34": null, "PCIE_XILUNCONNOUT35": null, "PCIE_XILUNCONNOUT36": null, "PCIE_XILUNCONNOUT37": null, "PCIE_XILUNCONNOUT38": null, "PCIE_XILUNCONNOUT39": null } }