{ "pips": { "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L0", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B0" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L1", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B1" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L2", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B2" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L3", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B3" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L4", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B4" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L5", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B5" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L6", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B6" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L7", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B7" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L8", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B8" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B9->>INT_INTERFACE_LOGIC_OUTS_L9": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L9", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B9" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L10", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B10" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B11->>INT_INTERFACE_LOGIC_OUTS_L11": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L11", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B11" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B12->>INT_INTERFACE_LOGIC_OUTS_L12": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L12", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B12" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L13", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B13" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B14->>INT_INTERFACE_LOGIC_OUTS_L14": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L14", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B14" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L15", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B15" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L16", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B16" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B17->>INT_INTERFACE_LOGIC_OUTS_L17": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L17", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B17" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L18", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B18" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B19->>INT_INTERFACE_LOGIC_OUTS_L19": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L19", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B19" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B20->>INT_INTERFACE_LOGIC_OUTS_L20": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L20", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B20" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L21", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B21" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B22->>INT_INTERFACE_LOGIC_OUTS_L22": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L22", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B22" }, "IO_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23": { "can_invert": "0", "dst_to_src": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "dst_wire": "INT_INTERFACE_LOGIC_OUTS_L23", "is_directional": "1", "is_pass_transistor": 0, "is_pseudo": "0", "src_to_dst": { "delay": [ "0.057", "0.070", "0.154", "0.186" ], "in_cap": "5.962", "res": "1325.8925625" }, "src_wire": "INT_INTERFACE_LOGIC_OUTS_L_B23" } }, "sites": [], "tile_type": "IO_INT_INTERFACE_L", "wires": { "INT_INTERFACE_BLOCK_OUTS_L_B0": null, "INT_INTERFACE_BLOCK_OUTS_L_B1": null, "INT_INTERFACE_BLOCK_OUTS_L_B2": null, "INT_INTERFACE_BLOCK_OUTS_L_B3": null, "INT_INTERFACE_BYP0": null, "INT_INTERFACE_BYP1": null, "INT_INTERFACE_BYP2": null, "INT_INTERFACE_BYP3": null, "INT_INTERFACE_BYP4": null, "INT_INTERFACE_BYP5": null, "INT_INTERFACE_BYP6": null, "INT_INTERFACE_BYP7": null, "INT_INTERFACE_CLK0": null, "INT_INTERFACE_CLK1": null, "INT_INTERFACE_CTRL0": null, "INT_INTERFACE_CTRL1": null, "INT_INTERFACE_EE2A0": null, "INT_INTERFACE_EE2A1": null, "INT_INTERFACE_EE2A2": null, "INT_INTERFACE_EE2A3": null, "INT_INTERFACE_EE2BEG0": null, "INT_INTERFACE_EE2BEG1": null, "INT_INTERFACE_EE2BEG2": null, "INT_INTERFACE_EE2BEG3": null, "INT_INTERFACE_EE4A0": null, "INT_INTERFACE_EE4A1": null, "INT_INTERFACE_EE4A2": null, "INT_INTERFACE_EE4A3": null, "INT_INTERFACE_EE4B0": null, "INT_INTERFACE_EE4B1": null, "INT_INTERFACE_EE4B2": null, "INT_INTERFACE_EE4B3": null, "INT_INTERFACE_EE4BEG0": null, "INT_INTERFACE_EE4BEG1": null, "INT_INTERFACE_EE4BEG2": null, "INT_INTERFACE_EE4BEG3": null, "INT_INTERFACE_EE4C0": null, "INT_INTERFACE_EE4C1": null, "INT_INTERFACE_EE4C2": null, "INT_INTERFACE_EE4C3": null, "INT_INTERFACE_EL1BEG0": null, "INT_INTERFACE_EL1BEG1": null, "INT_INTERFACE_EL1BEG2": null, "INT_INTERFACE_EL1BEG3": null, "INT_INTERFACE_ER1BEG0": null, "INT_INTERFACE_ER1BEG1": null, "INT_INTERFACE_ER1BEG2": null, "INT_INTERFACE_ER1BEG3": null, "INT_INTERFACE_FAN0": null, "INT_INTERFACE_FAN1": null, "INT_INTERFACE_FAN2": null, "INT_INTERFACE_FAN3": null, "INT_INTERFACE_FAN4": null, "INT_INTERFACE_FAN5": null, "INT_INTERFACE_FAN6": null, "INT_INTERFACE_FAN7": null, "INT_INTERFACE_IMUX0": null, "INT_INTERFACE_IMUX1": null, "INT_INTERFACE_IMUX2": null, "INT_INTERFACE_IMUX3": null, "INT_INTERFACE_IMUX4": null, "INT_INTERFACE_IMUX5": null, "INT_INTERFACE_IMUX6": null, "INT_INTERFACE_IMUX7": null, "INT_INTERFACE_IMUX8": null, "INT_INTERFACE_IMUX9": null, "INT_INTERFACE_IMUX10": null, "INT_INTERFACE_IMUX11": null, "INT_INTERFACE_IMUX12": null, "INT_INTERFACE_IMUX13": null, "INT_INTERFACE_IMUX14": null, "INT_INTERFACE_IMUX15": null, "INT_INTERFACE_IMUX16": null, "INT_INTERFACE_IMUX17": null, "INT_INTERFACE_IMUX18": null, "INT_INTERFACE_IMUX19": null, "INT_INTERFACE_IMUX20": null, "INT_INTERFACE_IMUX21": null, "INT_INTERFACE_IMUX22": null, "INT_INTERFACE_IMUX23": null, "INT_INTERFACE_IMUX24": null, "INT_INTERFACE_IMUX25": null, "INT_INTERFACE_IMUX26": null, "INT_INTERFACE_IMUX27": null, "INT_INTERFACE_IMUX28": null, "INT_INTERFACE_IMUX29": null, "INT_INTERFACE_IMUX30": null, "INT_INTERFACE_IMUX31": null, "INT_INTERFACE_IMUX32": null, "INT_INTERFACE_IMUX33": null, "INT_INTERFACE_IMUX34": null, "INT_INTERFACE_IMUX35": null, "INT_INTERFACE_IMUX36": null, "INT_INTERFACE_IMUX37": null, "INT_INTERFACE_IMUX38": null, "INT_INTERFACE_IMUX39": null, "INT_INTERFACE_IMUX40": null, "INT_INTERFACE_IMUX41": null, "INT_INTERFACE_IMUX42": null, "INT_INTERFACE_IMUX43": null, "INT_INTERFACE_IMUX44": null, "INT_INTERFACE_IMUX45": null, "INT_INTERFACE_IMUX46": null, "INT_INTERFACE_IMUX47": null, "INT_INTERFACE_LH1": null, "INT_INTERFACE_LH2": null, "INT_INTERFACE_LH3": null, "INT_INTERFACE_LH4": null, "INT_INTERFACE_LH5": null, "INT_INTERFACE_LH6": null, "INT_INTERFACE_LH7": null, "INT_INTERFACE_LH8": null, "INT_INTERFACE_LH9": null, "INT_INTERFACE_LH10": null, "INT_INTERFACE_LH11": null, "INT_INTERFACE_LH12": null, "INT_INTERFACE_LOGIC_OUTS_L0": null, "INT_INTERFACE_LOGIC_OUTS_L1": null, "INT_INTERFACE_LOGIC_OUTS_L2": null, "INT_INTERFACE_LOGIC_OUTS_L3": null, "INT_INTERFACE_LOGIC_OUTS_L4": null, "INT_INTERFACE_LOGIC_OUTS_L5": null, "INT_INTERFACE_LOGIC_OUTS_L6": null, "INT_INTERFACE_LOGIC_OUTS_L7": null, "INT_INTERFACE_LOGIC_OUTS_L8": null, "INT_INTERFACE_LOGIC_OUTS_L9": null, "INT_INTERFACE_LOGIC_OUTS_L10": null, "INT_INTERFACE_LOGIC_OUTS_L11": null, "INT_INTERFACE_LOGIC_OUTS_L12": null, "INT_INTERFACE_LOGIC_OUTS_L13": null, "INT_INTERFACE_LOGIC_OUTS_L14": null, "INT_INTERFACE_LOGIC_OUTS_L15": null, "INT_INTERFACE_LOGIC_OUTS_L16": null, "INT_INTERFACE_LOGIC_OUTS_L17": null, "INT_INTERFACE_LOGIC_OUTS_L18": null, "INT_INTERFACE_LOGIC_OUTS_L19": null, "INT_INTERFACE_LOGIC_OUTS_L20": null, "INT_INTERFACE_LOGIC_OUTS_L21": null, "INT_INTERFACE_LOGIC_OUTS_L22": null, "INT_INTERFACE_LOGIC_OUTS_L23": null, "INT_INTERFACE_LOGIC_OUTS_L_B0": null, "INT_INTERFACE_LOGIC_OUTS_L_B1": null, "INT_INTERFACE_LOGIC_OUTS_L_B2": null, "INT_INTERFACE_LOGIC_OUTS_L_B3": null, "INT_INTERFACE_LOGIC_OUTS_L_B4": null, "INT_INTERFACE_LOGIC_OUTS_L_B5": null, "INT_INTERFACE_LOGIC_OUTS_L_B6": null, "INT_INTERFACE_LOGIC_OUTS_L_B7": null, "INT_INTERFACE_LOGIC_OUTS_L_B8": null, "INT_INTERFACE_LOGIC_OUTS_L_B9": null, "INT_INTERFACE_LOGIC_OUTS_L_B10": null, "INT_INTERFACE_LOGIC_OUTS_L_B11": null, "INT_INTERFACE_LOGIC_OUTS_L_B12": null, "INT_INTERFACE_LOGIC_OUTS_L_B13": null, "INT_INTERFACE_LOGIC_OUTS_L_B14": null, "INT_INTERFACE_LOGIC_OUTS_L_B15": null, "INT_INTERFACE_LOGIC_OUTS_L_B16": null, "INT_INTERFACE_LOGIC_OUTS_L_B17": null, "INT_INTERFACE_LOGIC_OUTS_L_B18": null, "INT_INTERFACE_LOGIC_OUTS_L_B19": null, "INT_INTERFACE_LOGIC_OUTS_L_B20": null, "INT_INTERFACE_LOGIC_OUTS_L_B21": null, "INT_INTERFACE_LOGIC_OUTS_L_B22": null, "INT_INTERFACE_LOGIC_OUTS_L_B23": null, "INT_INTERFACE_MONITOR_N": null, "INT_INTERFACE_MONITOR_P": null, "INT_INTERFACE_NE2A0": null, "INT_INTERFACE_NE2A1": null, "INT_INTERFACE_NE2A2": null, "INT_INTERFACE_NE2A3": null, "INT_INTERFACE_NE4BEG0": null, "INT_INTERFACE_NE4BEG1": null, "INT_INTERFACE_NE4BEG2": null, "INT_INTERFACE_NE4BEG3": null, "INT_INTERFACE_NE4C0": null, "INT_INTERFACE_NE4C1": null, "INT_INTERFACE_NE4C2": null, "INT_INTERFACE_NE4C3": null, "INT_INTERFACE_NW2A0": null, "INT_INTERFACE_NW2A1": null, "INT_INTERFACE_NW2A2": null, "INT_INTERFACE_NW2A3": null, "INT_INTERFACE_NW4A0": null, "INT_INTERFACE_NW4A1": null, "INT_INTERFACE_NW4A2": null, "INT_INTERFACE_NW4A3": null, "INT_INTERFACE_NW4END0": null, "INT_INTERFACE_NW4END1": null, "INT_INTERFACE_NW4END2": null, "INT_INTERFACE_NW4END3": null, "INT_INTERFACE_PHASER_TO_IO_ICLK": null, "INT_INTERFACE_PHASER_TO_IO_ICLKDIV": null, "INT_INTERFACE_PHASER_TO_IO_OCLK": null, "INT_INTERFACE_PHASER_TO_IO_OCLK1X_90": null, "INT_INTERFACE_PHASER_TO_IO_OCLKDIV": null, "INT_INTERFACE_SE2A0": null, "INT_INTERFACE_SE2A1": null, "INT_INTERFACE_SE2A2": null, "INT_INTERFACE_SE2A3": null, "INT_INTERFACE_SE4BEG0": null, "INT_INTERFACE_SE4BEG1": null, "INT_INTERFACE_SE4BEG2": null, "INT_INTERFACE_SE4BEG3": null, "INT_INTERFACE_SE4C0": null, "INT_INTERFACE_SE4C1": null, "INT_INTERFACE_SE4C2": null, "INT_INTERFACE_SE4C3": null, "INT_INTERFACE_SW2A0": null, "INT_INTERFACE_SW2A1": null, "INT_INTERFACE_SW2A2": null, "INT_INTERFACE_SW2A3": null, "INT_INTERFACE_SW4A0": null, "INT_INTERFACE_SW4A1": null, "INT_INTERFACE_SW4A2": null, "INT_INTERFACE_SW4A3": null, "INT_INTERFACE_SW4END0": null, "INT_INTERFACE_SW4END1": null, "INT_INTERFACE_SW4END2": null, "INT_INTERFACE_SW4END3": null, "INT_INTERFACE_WL1END0": null, "INT_INTERFACE_WL1END1": null, "INT_INTERFACE_WL1END2": null, "INT_INTERFACE_WL1END3": null, "INT_INTERFACE_WR1END0": null, "INT_INTERFACE_WR1END1": null, "INT_INTERFACE_WR1END2": null, "INT_INTERFACE_WR1END3": null, "INT_INTERFACE_WW2A0": null, "INT_INTERFACE_WW2A1": null, "INT_INTERFACE_WW2A2": null, "INT_INTERFACE_WW2A3": null, "INT_INTERFACE_WW2END0": null, "INT_INTERFACE_WW2END1": null, "INT_INTERFACE_WW2END2": null, "INT_INTERFACE_WW2END3": null, "INT_INTERFACE_WW4A0": null, "INT_INTERFACE_WW4A1": null, "INT_INTERFACE_WW4A2": null, "INT_INTERFACE_WW4A3": null, "INT_INTERFACE_WW4B0": null, "INT_INTERFACE_WW4B1": null, "INT_INTERFACE_WW4B2": null, "INT_INTERFACE_WW4B3": null, "INT_INTERFACE_WW4C0": null, "INT_INTERFACE_WW4C1": null, "INT_INTERFACE_WW4C2": null, "INT_INTERFACE_WW4C3": null, "INT_INTERFACE_WW4END0": null, "INT_INTERFACE_WW4END1": null, "INT_INTERFACE_WW4END2": null, "INT_INTERFACE_WW4END3": null, "L_INT_INTER_DQS_IOTOPHASER": null } }